]> git.proxmox.com Git - mirror_edk2.git/blame - MdePkg/Include/IndustryStandard/Acpi61.h
MdePkg ACPI: Correct processor struct of PPTT
[mirror_edk2.git] / MdePkg / Include / IndustryStandard / Acpi61.h
CommitLineData
f2e4f2fc
JY
1/** @file \r
2 ACPI 6.1 definitions from the ACPI Specification Revision 6.1 January, 2016.\r
3\r
8b2a15fd 4 Copyright (c) 2016 - 2017, Intel Corporation. All rights reserved.<BR>\r
71a2a892 5 (C) Copyright 2016 Hewlett Packard Enterprise Development LP<BR>\r
f2e4f2fc
JY
6 This program and the accompanying materials \r
7 are licensed and made available under the terms and conditions of the BSD License \r
8 which accompanies this distribution. The full text of the license may be found at \r
9 http://opensource.org/licenses/bsd-license.php \r
10\r
11 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
12 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
13**/\r
14\r
15#ifndef _ACPI_6_1_H_\r
16#define _ACPI_6_1_H_\r
17\r
18#include <IndustryStandard/Acpi60.h>\r
19\r
20//\r
21// Ensure proper structure formats\r
22//\r
23#pragma pack(1)\r
24\r
25///\r
26/// ACPI 6.1 Generic Address Space definition\r
27///\r
28typedef struct {\r
29 UINT8 AddressSpaceId;\r
30 UINT8 RegisterBitWidth;\r
31 UINT8 RegisterBitOffset;\r
32 UINT8 AccessSize;\r
33 UINT64 Address;\r
34} EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE;\r
35\r
36//\r
37// Generic Address Space Address IDs\r
38//\r
39#define EFI_ACPI_6_1_SYSTEM_MEMORY 0\r
40#define EFI_ACPI_6_1_SYSTEM_IO 1\r
41#define EFI_ACPI_6_1_PCI_CONFIGURATION_SPACE 2\r
42#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER 3\r
43#define EFI_ACPI_6_1_SMBUS 4\r
44#define EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL 0x0A\r
45#define EFI_ACPI_6_1_FUNCTIONAL_FIXED_HARDWARE 0x7F\r
46\r
47//\r
48// Generic Address Space Access Sizes\r
49//\r
50#define EFI_ACPI_6_1_UNDEFINED 0\r
51#define EFI_ACPI_6_1_BYTE 1\r
52#define EFI_ACPI_6_1_WORD 2\r
53#define EFI_ACPI_6_1_DWORD 3\r
54#define EFI_ACPI_6_1_QWORD 4\r
55\r
56//\r
57// ACPI 6.1 table structures\r
58//\r
59\r
60///\r
61/// Root System Description Pointer Structure\r
62///\r
63typedef struct {\r
64 UINT64 Signature;\r
65 UINT8 Checksum;\r
66 UINT8 OemId[6];\r
67 UINT8 Revision;\r
68 UINT32 RsdtAddress;\r
69 UINT32 Length;\r
70 UINT64 XsdtAddress;\r
71 UINT8 ExtendedChecksum;\r
72 UINT8 Reserved[3];\r
73} EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER;\r
74\r
75///\r
76/// RSD_PTR Revision (as defined in ACPI 6.1 spec.)\r
77///\r
78#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER_REVISION 0x02 ///< ACPISpec (Revision 6.1) says current value is 2\r
79\r
80///\r
81/// Common table header, this prefaces all ACPI tables, including FACS, but\r
82/// excluding the RSD PTR structure\r
83///\r
84typedef struct {\r
85 UINT32 Signature;\r
86 UINT32 Length;\r
87} EFI_ACPI_6_1_COMMON_HEADER;\r
88\r
89//\r
90// Root System Description Table\r
91// No definition needed as it is a common description table header, the same with \r
92// EFI_ACPI_DESCRIPTION_HEADER, followed by a variable number of UINT32 table pointers.\r
93//\r
94\r
95///\r
96/// RSDT Revision (as defined in ACPI 6.1 spec.)\r
97///\r
98#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_TABLE_REVISION 0x01\r
99\r
100//\r
101// Extended System Description Table\r
102// No definition needed as it is a common description table header, the same with \r
103// EFI_ACPI_DESCRIPTION_HEADER, followed by a variable number of UINT64 table pointers.\r
104//\r
105\r
106///\r
107/// XSDT Revision (as defined in ACPI 6.1 spec.)\r
108///\r
109#define EFI_ACPI_6_1_EXTENDED_SYSTEM_DESCRIPTION_TABLE_REVISION 0x01\r
110\r
111///\r
112/// Fixed ACPI Description Table Structure (FADT)\r
113///\r
114typedef struct {\r
115 EFI_ACPI_DESCRIPTION_HEADER Header;\r
116 UINT32 FirmwareCtrl;\r
117 UINT32 Dsdt;\r
118 UINT8 Reserved0;\r
119 UINT8 PreferredPmProfile;\r
120 UINT16 SciInt;\r
121 UINT32 SmiCmd;\r
122 UINT8 AcpiEnable;\r
123 UINT8 AcpiDisable;\r
124 UINT8 S4BiosReq;\r
125 UINT8 PstateCnt;\r
126 UINT32 Pm1aEvtBlk;\r
127 UINT32 Pm1bEvtBlk;\r
128 UINT32 Pm1aCntBlk;\r
129 UINT32 Pm1bCntBlk;\r
130 UINT32 Pm2CntBlk;\r
131 UINT32 PmTmrBlk;\r
132 UINT32 Gpe0Blk;\r
133 UINT32 Gpe1Blk;\r
134 UINT8 Pm1EvtLen;\r
135 UINT8 Pm1CntLen;\r
136 UINT8 Pm2CntLen;\r
137 UINT8 PmTmrLen;\r
138 UINT8 Gpe0BlkLen;\r
139 UINT8 Gpe1BlkLen;\r
140 UINT8 Gpe1Base;\r
141 UINT8 CstCnt;\r
142 UINT16 PLvl2Lat;\r
143 UINT16 PLvl3Lat;\r
144 UINT16 FlushSize;\r
145 UINT16 FlushStride;\r
146 UINT8 DutyOffset;\r
147 UINT8 DutyWidth;\r
148 UINT8 DayAlrm;\r
149 UINT8 MonAlrm;\r
150 UINT8 Century;\r
151 UINT16 IaPcBootArch;\r
152 UINT8 Reserved1;\r
153 UINT32 Flags;\r
154 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ResetReg;\r
155 UINT8 ResetValue;\r
156 UINT16 ArmBootArch;\r
157 UINT8 MinorVersion;\r
158 UINT64 XFirmwareCtrl;\r
159 UINT64 XDsdt;\r
160 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1aEvtBlk;\r
161 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1bEvtBlk;\r
162 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1aCntBlk;\r
163 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1bCntBlk;\r
164 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm2CntBlk;\r
165 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPmTmrBlk;\r
166 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XGpe0Blk;\r
167 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XGpe1Blk;\r
168 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE SleepControlReg;\r
169 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE SleepStatusReg;\r
170 UINT64 HypervisorVendorIdentity;\r
171} EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE;\r
172\r
173///\r
174/// FADT Version (as defined in ACPI 6.1 spec.)\r
175///\r
176#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_REVISION 0x06\r
177#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_MINOR_REVISION 0x01\r
178\r
179//\r
180// Fixed ACPI Description Table Preferred Power Management Profile\r
181//\r
182#define EFI_ACPI_6_1_PM_PROFILE_UNSPECIFIED 0\r
183#define EFI_ACPI_6_1_PM_PROFILE_DESKTOP 1\r
184#define EFI_ACPI_6_1_PM_PROFILE_MOBILE 2\r
185#define EFI_ACPI_6_1_PM_PROFILE_WORKSTATION 3\r
186#define EFI_ACPI_6_1_PM_PROFILE_ENTERPRISE_SERVER 4\r
187#define EFI_ACPI_6_1_PM_PROFILE_SOHO_SERVER 5\r
188#define EFI_ACPI_6_1_PM_PROFILE_APPLIANCE_PC 6\r
189#define EFI_ACPI_6_1_PM_PROFILE_PERFORMANCE_SERVER 7\r
190#define EFI_ACPI_6_1_PM_PROFILE_TABLET 8\r
191\r
192//\r
193// Fixed ACPI Description Table Boot Architecture Flags\r
194// All other bits are reserved and must be set to 0.\r
195//\r
196#define EFI_ACPI_6_1_LEGACY_DEVICES BIT0\r
197#define EFI_ACPI_6_1_8042 BIT1\r
198#define EFI_ACPI_6_1_VGA_NOT_PRESENT BIT2\r
199#define EFI_ACPI_6_1_MSI_NOT_SUPPORTED BIT3\r
200#define EFI_ACPI_6_1_PCIE_ASPM_CONTROLS BIT4\r
201#define EFI_ACPI_6_1_CMOS_RTC_NOT_PRESENT BIT5\r
202\r
203//\r
204// Fixed ACPI Description Table Arm Boot Architecture Flags\r
205// All other bits are reserved and must be set to 0.\r
206//\r
207#define EFI_ACPI_6_1_ARM_PSCI_COMPLIANT BIT0\r
208#define EFI_ACPI_6_1_ARM_PSCI_USE_HVC BIT1\r
209\r
210//\r
211// Fixed ACPI Description Table Fixed Feature Flags\r
212// All other bits are reserved and must be set to 0.\r
213//\r
214#define EFI_ACPI_6_1_WBINVD BIT0\r
215#define EFI_ACPI_6_1_WBINVD_FLUSH BIT1\r
216#define EFI_ACPI_6_1_PROC_C1 BIT2\r
217#define EFI_ACPI_6_1_P_LVL2_UP BIT3\r
218#define EFI_ACPI_6_1_PWR_BUTTON BIT4\r
219#define EFI_ACPI_6_1_SLP_BUTTON BIT5\r
220#define EFI_ACPI_6_1_FIX_RTC BIT6\r
221#define EFI_ACPI_6_1_RTC_S4 BIT7\r
222#define EFI_ACPI_6_1_TMR_VAL_EXT BIT8\r
223#define EFI_ACPI_6_1_DCK_CAP BIT9\r
224#define EFI_ACPI_6_1_RESET_REG_SUP BIT10\r
225#define EFI_ACPI_6_1_SEALED_CASE BIT11\r
226#define EFI_ACPI_6_1_HEADLESS BIT12\r
227#define EFI_ACPI_6_1_CPU_SW_SLP BIT13\r
228#define EFI_ACPI_6_1_PCI_EXP_WAK BIT14\r
229#define EFI_ACPI_6_1_USE_PLATFORM_CLOCK BIT15\r
230#define EFI_ACPI_6_1_S4_RTC_STS_VALID BIT16\r
231#define EFI_ACPI_6_1_REMOTE_POWER_ON_CAPABLE BIT17\r
232#define EFI_ACPI_6_1_FORCE_APIC_CLUSTER_MODEL BIT18\r
233#define EFI_ACPI_6_1_FORCE_APIC_PHYSICAL_DESTINATION_MODE BIT19\r
234#define EFI_ACPI_6_1_HW_REDUCED_ACPI BIT20\r
235#define EFI_ACPI_6_1_LOW_POWER_S0_IDLE_CAPABLE BIT21\r
236\r
237///\r
238/// Firmware ACPI Control Structure\r
239///\r
240typedef struct {\r
241 UINT32 Signature;\r
242 UINT32 Length;\r
243 UINT32 HardwareSignature;\r
244 UINT32 FirmwareWakingVector;\r
245 UINT32 GlobalLock;\r
246 UINT32 Flags;\r
247 UINT64 XFirmwareWakingVector;\r
248 UINT8 Version;\r
249 UINT8 Reserved0[3];\r
250 UINT32 OspmFlags;\r
251 UINT8 Reserved1[24];\r
252} EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE;\r
253\r
254///\r
255/// FACS Version (as defined in ACPI 6.1 spec.)\r
256///\r
257#define EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION 0x02\r
258\r
259///\r
260/// Firmware Control Structure Feature Flags\r
261/// All other bits are reserved and must be set to 0.\r
262///\r
263#define EFI_ACPI_6_1_S4BIOS_F BIT0\r
264#define EFI_ACPI_6_1_64BIT_WAKE_SUPPORTED_F BIT1\r
265\r
266///\r
267/// OSPM Enabled Firmware Control Structure Flags\r
268/// All other bits are reserved and must be set to 0.\r
269///\r
270#define EFI_ACPI_6_1_OSPM_64BIT_WAKE_F BIT0\r
271\r
272//\r
273// Differentiated System Description Table,\r
274// Secondary System Description Table\r
275// and Persistent System Description Table,\r
276// no definition needed as they are common description table header, the same with\r
277// EFI_ACPI_DESCRIPTION_HEADER, followed by a definition block.\r
278//\r
279#define EFI_ACPI_6_1_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_REVISION 0x02\r
280#define EFI_ACPI_6_1_SECONDARY_SYSTEM_DESCRIPTION_TABLE_REVISION 0x02\r
281\r
282///\r
283/// Multiple APIC Description Table header definition. The rest of the table\r
284/// must be defined in a platform specific manner.\r
285///\r
286typedef struct {\r
287 EFI_ACPI_DESCRIPTION_HEADER Header;\r
288 UINT32 LocalApicAddress;\r
289 UINT32 Flags;\r
290} EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER;\r
291\r
292///\r
293/// MADT Revision (as defined in ACPI 6.1 spec.)\r
294///\r
295#define EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION 0x04\r
296\r
297///\r
298/// Multiple APIC Flags\r
299/// All other bits are reserved and must be set to 0.\r
300///\r
301#define EFI_ACPI_6_1_PCAT_COMPAT BIT0\r
302\r
303//\r
304// Multiple APIC Description Table APIC structure types\r
305// All other values between 0x0D and 0x7F are reserved and\r
306// will be ignored by OSPM. 0x80 ~ 0xFF are reserved for OEM.\r
307//\r
308#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC 0x00\r
309#define EFI_ACPI_6_1_IO_APIC 0x01\r
310#define EFI_ACPI_6_1_INTERRUPT_SOURCE_OVERRIDE 0x02\r
311#define EFI_ACPI_6_1_NON_MASKABLE_INTERRUPT_SOURCE 0x03\r
312#define EFI_ACPI_6_1_LOCAL_APIC_NMI 0x04\r
313#define EFI_ACPI_6_1_LOCAL_APIC_ADDRESS_OVERRIDE 0x05\r
314#define EFI_ACPI_6_1_IO_SAPIC 0x06\r
315#define EFI_ACPI_6_1_LOCAL_SAPIC 0x07\r
316#define EFI_ACPI_6_1_PLATFORM_INTERRUPT_SOURCES 0x08\r
317#define EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC 0x09\r
318#define EFI_ACPI_6_1_LOCAL_X2APIC_NMI 0x0A\r
319#define EFI_ACPI_6_1_GIC 0x0B\r
320#define EFI_ACPI_6_1_GICD 0x0C\r
321#define EFI_ACPI_6_1_GIC_MSI_FRAME 0x0D\r
322#define EFI_ACPI_6_1_GICR 0x0E\r
323#define EFI_ACPI_6_1_GIC_ITS 0x0F\r
324\r
325//\r
326// APIC Structure Definitions\r
327//\r
328\r
329///\r
330/// Processor Local APIC Structure Definition\r
331///\r
332typedef struct {\r
333 UINT8 Type;\r
334 UINT8 Length;\r
335 UINT8 AcpiProcessorUid;\r
336 UINT8 ApicId;\r
337 UINT32 Flags;\r
338} EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_STRUCTURE;\r
339\r
340///\r
341/// Local APIC Flags. All other bits are reserved and must be 0.\r
342///\r
343#define EFI_ACPI_6_1_LOCAL_APIC_ENABLED BIT0\r
344\r
345///\r
346/// IO APIC Structure\r
347///\r
348typedef struct {\r
349 UINT8 Type;\r
350 UINT8 Length;\r
351 UINT8 IoApicId;\r
352 UINT8 Reserved;\r
353 UINT32 IoApicAddress;\r
354 UINT32 GlobalSystemInterruptBase;\r
355} EFI_ACPI_6_1_IO_APIC_STRUCTURE;\r
356\r
357///\r
358/// Interrupt Source Override Structure\r
359///\r
360typedef struct {\r
361 UINT8 Type;\r
362 UINT8 Length;\r
363 UINT8 Bus;\r
364 UINT8 Source;\r
365 UINT32 GlobalSystemInterrupt;\r
366 UINT16 Flags;\r
367} EFI_ACPI_6_1_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE;\r
368\r
369///\r
370/// Platform Interrupt Sources Structure Definition\r
371///\r
372typedef struct {\r
373 UINT8 Type;\r
374 UINT8 Length;\r
375 UINT16 Flags;\r
376 UINT8 InterruptType;\r
377 UINT8 ProcessorId;\r
378 UINT8 ProcessorEid;\r
379 UINT8 IoSapicVector;\r
380 UINT32 GlobalSystemInterrupt;\r
381 UINT32 PlatformInterruptSourceFlags;\r
382 UINT8 CpeiProcessorOverride;\r
383 UINT8 Reserved[31];\r
384} EFI_ACPI_6_1_PLATFORM_INTERRUPT_APIC_STRUCTURE;\r
385\r
386//\r
387// MPS INTI flags.\r
388// All other bits are reserved and must be set to 0.\r
389//\r
390#define EFI_ACPI_6_1_POLARITY (3 << 0)\r
391#define EFI_ACPI_6_1_TRIGGER_MODE (3 << 2)\r
392\r
393///\r
394/// Non-Maskable Interrupt Source Structure\r
395///\r
396typedef struct {\r
397 UINT8 Type;\r
398 UINT8 Length;\r
399 UINT16 Flags;\r
400 UINT32 GlobalSystemInterrupt;\r
401} EFI_ACPI_6_1_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE;\r
402\r
403///\r
404/// Local APIC NMI Structure\r
405///\r
406typedef struct {\r
407 UINT8 Type;\r
408 UINT8 Length;\r
409 UINT8 AcpiProcessorUid;\r
410 UINT16 Flags;\r
411 UINT8 LocalApicLint;\r
412} EFI_ACPI_6_1_LOCAL_APIC_NMI_STRUCTURE;\r
413\r
414///\r
415/// Local APIC Address Override Structure\r
416///\r
417typedef struct {\r
418 UINT8 Type;\r
419 UINT8 Length;\r
420 UINT16 Reserved;\r
421 UINT64 LocalApicAddress;\r
422} EFI_ACPI_6_1_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE;\r
423\r
424///\r
425/// IO SAPIC Structure\r
426///\r
427typedef struct {\r
428 UINT8 Type;\r
429 UINT8 Length;\r
430 UINT8 IoApicId;\r
431 UINT8 Reserved;\r
432 UINT32 GlobalSystemInterruptBase;\r
433 UINT64 IoSapicAddress;\r
434} EFI_ACPI_6_1_IO_SAPIC_STRUCTURE;\r
435\r
436///\r
437/// Local SAPIC Structure\r
438/// This struct followed by a null-terminated ASCII string - ACPI Processor UID String\r
439///\r
440typedef struct {\r
441 UINT8 Type;\r
442 UINT8 Length;\r
443 UINT8 AcpiProcessorId;\r
444 UINT8 LocalSapicId;\r
445 UINT8 LocalSapicEid;\r
446 UINT8 Reserved[3];\r
447 UINT32 Flags;\r
448 UINT32 ACPIProcessorUIDValue;\r
449} EFI_ACPI_6_1_PROCESSOR_LOCAL_SAPIC_STRUCTURE;\r
450\r
451///\r
452/// Platform Interrupt Sources Structure\r
453///\r
454typedef struct {\r
455 UINT8 Type;\r
456 UINT8 Length;\r
457 UINT16 Flags;\r
458 UINT8 InterruptType;\r
459 UINT8 ProcessorId;\r
460 UINT8 ProcessorEid;\r
461 UINT8 IoSapicVector;\r
462 UINT32 GlobalSystemInterrupt;\r
463 UINT32 PlatformInterruptSourceFlags;\r
464} EFI_ACPI_6_1_PLATFORM_INTERRUPT_SOURCES_STRUCTURE;\r
465\r
466///\r
467/// Platform Interrupt Source Flags.\r
468/// All other bits are reserved and must be set to 0.\r
469///\r
470#define EFI_ACPI_6_1_CPEI_PROCESSOR_OVERRIDE BIT0\r
471\r
472///\r
473/// Processor Local x2APIC Structure Definition\r
474///\r
475typedef struct {\r
476 UINT8 Type;\r
477 UINT8 Length;\r
478 UINT8 Reserved[2];\r
479 UINT32 X2ApicId;\r
480 UINT32 Flags;\r
481 UINT32 AcpiProcessorUid;\r
482} EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_STRUCTURE;\r
483\r
484///\r
485/// Local x2APIC NMI Structure\r
486///\r
487typedef struct {\r
488 UINT8 Type;\r
489 UINT8 Length;\r
490 UINT16 Flags;\r
491 UINT32 AcpiProcessorUid;\r
492 UINT8 LocalX2ApicLint;\r
493 UINT8 Reserved[3];\r
494} EFI_ACPI_6_1_LOCAL_X2APIC_NMI_STRUCTURE;\r
495\r
496///\r
497/// GIC Structure\r
498///\r
499typedef struct {\r
500 UINT8 Type;\r
501 UINT8 Length;\r
502 UINT16 Reserved;\r
503 UINT32 CPUInterfaceNumber;\r
504 UINT32 AcpiProcessorUid;\r
505 UINT32 Flags;\r
506 UINT32 ParkingProtocolVersion;\r
507 UINT32 PerformanceInterruptGsiv;\r
508 UINT64 ParkedAddress;\r
509 UINT64 PhysicalBaseAddress;\r
510 UINT64 GICV;\r
511 UINT64 GICH;\r
512 UINT32 VGICMaintenanceInterrupt;\r
513 UINT64 GICRBaseAddress;\r
514 UINT64 MPIDR;\r
515 UINT8 ProcessorPowerEfficiencyClass;\r
516 UINT8 Reserved2[3];\r
517} EFI_ACPI_6_1_GIC_STRUCTURE;\r
518\r
519///\r
520/// GIC Flags. All other bits are reserved and must be 0.\r
521///\r
522#define EFI_ACPI_6_1_GIC_ENABLED BIT0\r
523#define EFI_ACPI_6_1_PERFORMANCE_INTERRUPT_MODEL BIT1\r
524#define EFI_ACPI_6_1_VGIC_MAINTENANCE_INTERRUPT_MODE_FLAGS BIT2\r
525\r
526///\r
527/// GIC Distributor Structure\r
528///\r
529typedef struct {\r
530 UINT8 Type;\r
531 UINT8 Length;\r
532 UINT16 Reserved1;\r
533 UINT32 GicId;\r
534 UINT64 PhysicalBaseAddress;\r
535 UINT32 SystemVectorBase;\r
536 UINT8 GicVersion;\r
537 UINT8 Reserved2[3];\r
538} EFI_ACPI_6_1_GIC_DISTRIBUTOR_STRUCTURE;\r
539\r
540///\r
541/// GIC Version\r
542///\r
543#define EFI_ACPI_6_1_GIC_V1 0x01\r
544#define EFI_ACPI_6_1_GIC_V2 0x02\r
545#define EFI_ACPI_6_1_GIC_V3 0x03\r
546#define EFI_ACPI_6_1_GIC_V4 0x04\r
547\r
548///\r
549/// GIC MSI Frame Structure\r
550///\r
551typedef struct {\r
552 UINT8 Type;\r
553 UINT8 Length;\r
554 UINT16 Reserved1;\r
555 UINT32 GicMsiFrameId;\r
556 UINT64 PhysicalBaseAddress;\r
557 UINT32 Flags;\r
558 UINT16 SPICount;\r
559 UINT16 SPIBase;\r
560} EFI_ACPI_6_1_GIC_MSI_FRAME_STRUCTURE;\r
561\r
562///\r
563/// GIC MSI Frame Flags. All other bits are reserved and must be 0.\r
564///\r
565#define EFI_ACPI_6_1_SPI_COUNT_BASE_SELECT BIT0\r
566\r
567///\r
568/// GICR Structure\r
569///\r
570typedef struct {\r
571 UINT8 Type;\r
572 UINT8 Length;\r
573 UINT16 Reserved;\r
574 UINT64 DiscoveryRangeBaseAddress;\r
575 UINT32 DiscoveryRangeLength;\r
576} EFI_ACPI_6_1_GICR_STRUCTURE;\r
577\r
578///\r
579/// GIC Interrupt Translation Service Structure\r
580///\r
581typedef struct {\r
582 UINT8 Type;\r
583 UINT8 Length;\r
584 UINT16 Reserved;\r
585 UINT32 GicItsId;\r
586 UINT64 PhysicalBaseAddress;\r
587 UINT32 Reserved2;\r
588} EFI_ACPI_6_1_GIC_ITS_STRUCTURE;\r
589\r
590///\r
591/// Smart Battery Description Table (SBST)\r
592///\r
593typedef struct {\r
594 EFI_ACPI_DESCRIPTION_HEADER Header;\r
595 UINT32 WarningEnergyLevel;\r
596 UINT32 LowEnergyLevel;\r
597 UINT32 CriticalEnergyLevel;\r
598} EFI_ACPI_6_1_SMART_BATTERY_DESCRIPTION_TABLE;\r
599\r
600///\r
601/// SBST Version (as defined in ACPI 6.1 spec.)\r
602///\r
603#define EFI_ACPI_6_1_SMART_BATTERY_DESCRIPTION_TABLE_REVISION 0x01\r
604\r
605///\r
606/// Embedded Controller Boot Resources Table (ECDT)\r
607/// The table is followed by a null terminated ASCII string that contains\r
608/// a fully qualified reference to the name space object.\r
609///\r
610typedef struct {\r
611 EFI_ACPI_DESCRIPTION_HEADER Header;\r
612 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE EcControl;\r
613 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE EcData;\r
614 UINT32 Uid;\r
615 UINT8 GpeBit;\r
616} EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE;\r
617\r
618///\r
619/// ECDT Version (as defined in ACPI 6.1 spec.)\r
620///\r
621#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_REVISION 0x01\r
622\r
623///\r
624/// System Resource Affinity Table (SRAT). The rest of the table\r
625/// must be defined in a platform specific manner.\r
626///\r
627typedef struct {\r
628 EFI_ACPI_DESCRIPTION_HEADER Header;\r
629 UINT32 Reserved1; ///< Must be set to 1\r
630 UINT64 Reserved2;\r
631} EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_HEADER;\r
632\r
633///\r
634/// SRAT Version (as defined in ACPI 6.1 spec.)\r
635///\r
636#define EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_REVISION 0x03\r
637\r
638//\r
639// SRAT structure types.\r
640// All other values between 0x04 an 0xFF are reserved and\r
641// will be ignored by OSPM.\r
642//\r
643#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_AFFINITY 0x00\r
644#define EFI_ACPI_6_1_MEMORY_AFFINITY 0x01\r
645#define EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_AFFINITY 0x02\r
646#define EFI_ACPI_6_1_GICC_AFFINITY 0x03\r
647\r
648///\r
649/// Processor Local APIC/SAPIC Affinity Structure Definition\r
650///\r
651typedef struct {\r
652 UINT8 Type;\r
653 UINT8 Length;\r
654 UINT8 ProximityDomain7To0;\r
655 UINT8 ApicId;\r
656 UINT32 Flags;\r
657 UINT8 LocalSapicEid;\r
658 UINT8 ProximityDomain31To8[3];\r
659 UINT32 ClockDomain;\r
660} EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_AFFINITY_STRUCTURE;\r
661\r
662///\r
663/// Local APIC/SAPIC Flags. All other bits are reserved and must be 0.\r
664///\r
665#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_ENABLED (1 << 0)\r
666\r
667///\r
668/// Memory Affinity Structure Definition\r
669///\r
670typedef struct {\r
671 UINT8 Type;\r
672 UINT8 Length;\r
673 UINT32 ProximityDomain;\r
674 UINT16 Reserved1;\r
675 UINT32 AddressBaseLow;\r
676 UINT32 AddressBaseHigh;\r
677 UINT32 LengthLow;\r
678 UINT32 LengthHigh;\r
679 UINT32 Reserved2;\r
680 UINT32 Flags;\r
681 UINT64 Reserved3;\r
682} EFI_ACPI_6_1_MEMORY_AFFINITY_STRUCTURE;\r
683\r
684//\r
685// Memory Flags. All other bits are reserved and must be 0.\r
686//\r
687#define EFI_ACPI_6_1_MEMORY_ENABLED (1 << 0)\r
688#define EFI_ACPI_6_1_MEMORY_HOT_PLUGGABLE (1 << 1)\r
689#define EFI_ACPI_6_1_MEMORY_NONVOLATILE (1 << 2)\r
690\r
691///\r
692/// Processor Local x2APIC Affinity Structure Definition\r
693///\r
694typedef struct {\r
695 UINT8 Type;\r
696 UINT8 Length;\r
697 UINT8 Reserved1[2];\r
698 UINT32 ProximityDomain;\r
699 UINT32 X2ApicId;\r
700 UINT32 Flags;\r
701 UINT32 ClockDomain;\r
702 UINT8 Reserved2[4];\r
703} EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_AFFINITY_STRUCTURE;\r
704\r
705///\r
706/// GICC Affinity Structure Definition\r
707///\r
708typedef struct {\r
709 UINT8 Type;\r
710 UINT8 Length;\r
711 UINT32 ProximityDomain;\r
712 UINT32 AcpiProcessorUid;\r
713 UINT32 Flags;\r
714 UINT32 ClockDomain;\r
715} EFI_ACPI_6_1_GICC_AFFINITY_STRUCTURE;\r
716\r
717///\r
718/// GICC Flags. All other bits are reserved and must be 0.\r
719///\r
720#define EFI_ACPI_6_1_GICC_ENABLED (1 << 0)\r
721\r
722///\r
723/// System Locality Distance Information Table (SLIT).\r
724/// The rest of the table is a matrix.\r
725///\r
726typedef struct {\r
727 EFI_ACPI_DESCRIPTION_HEADER Header;\r
728 UINT64 NumberOfSystemLocalities;\r
729} EFI_ACPI_6_1_SYSTEM_LOCALITY_DISTANCE_INFORMATION_TABLE_HEADER;\r
730\r
731///\r
732/// SLIT Version (as defined in ACPI 6.1 spec.)\r
733///\r
734#define EFI_ACPI_6_1_SYSTEM_LOCALITY_DISTANCE_INFORMATION_TABLE_REVISION 0x01\r
735\r
736///\r
737/// Corrected Platform Error Polling Table (CPEP)\r
738///\r
739typedef struct {\r
740 EFI_ACPI_DESCRIPTION_HEADER Header;\r
741 UINT8 Reserved[8];\r
742} EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_HEADER;\r
743\r
744///\r
745/// CPEP Version (as defined in ACPI 6.1 spec.)\r
746///\r
747#define EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_REVISION 0x01\r
748\r
749//\r
750// CPEP processor structure types.\r
751//\r
752#define EFI_ACPI_6_1_CPEP_PROCESSOR_APIC_SAPIC 0x00\r
753\r
754///\r
755/// Corrected Platform Error Polling Processor Structure Definition\r
756///\r
757typedef struct {\r
758 UINT8 Type;\r
759 UINT8 Length;\r
760 UINT8 ProcessorId;\r
761 UINT8 ProcessorEid;\r
762 UINT32 PollingInterval;\r
763} EFI_ACPI_6_1_CPEP_PROCESSOR_APIC_SAPIC_STRUCTURE;\r
764\r
765///\r
766/// Maximum System Characteristics Table (MSCT)\r
767///\r
768typedef struct {\r
769 EFI_ACPI_DESCRIPTION_HEADER Header;\r
770 UINT32 OffsetProxDomInfo;\r
771 UINT32 MaximumNumberOfProximityDomains;\r
772 UINT32 MaximumNumberOfClockDomains;\r
773 UINT64 MaximumPhysicalAddress;\r
774} EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_HEADER;\r
775\r
776///\r
777/// MSCT Version (as defined in ACPI 6.1 spec.)\r
778///\r
779#define EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_REVISION 0x01\r
780\r
781///\r
782/// Maximum Proximity Domain Information Structure Definition\r
783///\r
784typedef struct {\r
785 UINT8 Revision;\r
786 UINT8 Length;\r
787 UINT32 ProximityDomainRangeLow;\r
788 UINT32 ProximityDomainRangeHigh;\r
789 UINT32 MaximumProcessorCapacity;\r
790 UINT64 MaximumMemoryCapacity;\r
791} EFI_ACPI_6_1_MAXIMUM_PROXIMITY_DOMAIN_INFORMATION_STRUCTURE;\r
792\r
793///\r
794/// ACPI RAS Feature Table definition.\r
795///\r
796typedef struct {\r
797 EFI_ACPI_DESCRIPTION_HEADER Header;\r
798 UINT8 PlatformCommunicationChannelIdentifier[12];\r
799} EFI_ACPI_6_1_RAS_FEATURE_TABLE;\r
800\r
801///\r
802/// RASF Version (as defined in ACPI 6.1 spec.)\r
803///\r
804#define EFI_ACPI_6_1_RAS_FEATURE_TABLE_REVISION 0x01\r
805\r
806///\r
807/// ACPI RASF Platform Communication Channel Shared Memory Region definition.\r
808///\r
809typedef struct {\r
810 UINT32 Signature;\r
811 UINT16 Command;\r
812 UINT16 Status;\r
813 UINT16 Version;\r
814 UINT8 RASCapabilities[16];\r
815 UINT8 SetRASCapabilities[16];\r
816 UINT16 NumberOfRASFParameterBlocks;\r
817 UINT32 SetRASCapabilitiesStatus;\r
818} EFI_ACPI_6_1_RASF_PLATFORM_COMMUNICATION_CHANNEL_SHARED_MEMORY_REGION;\r
819\r
820///\r
821/// ACPI RASF PCC command code\r
822///\r
823#define EFI_ACPI_6_1_RASF_PCC_COMMAND_CODE_EXECUTE_RASF_COMMAND 0x01\r
824\r
825///\r
826/// ACPI RASF Platform RAS Capabilities\r
827///\r
828#define EFI_ACPI_6_1_RASF_PLATFORM_RAS_CAPABILITY_HARDWARE_BASED_PATROL_SCRUB_SUPPOTED 0x01\r
829#define EFI_ACPI_6_1_RASF_PLATFORM_RAS_CAPABILITY_HARDWARE_BASED_PATROL_SCRUB_SUPPOTED_AND_EXPOSED_TO_SOFTWARE 0x02\r
830\r
831///\r
832/// ACPI RASF Parameter Block structure for PATROL_SCRUB\r
833///\r
834typedef struct {\r
835 UINT16 Type;\r
836 UINT16 Version;\r
837 UINT16 Length;\r
838 UINT16 PatrolScrubCommand;\r
839 UINT64 RequestedAddressRange[2];\r
840 UINT64 ActualAddressRange[2];\r
841 UINT16 Flags;\r
842 UINT8 RequestedSpeed;\r
843} EFI_ACPI_6_1_RASF_PATROL_SCRUB_PLATFORM_BLOCK_STRUCTURE;\r
844\r
845///\r
846/// ACPI RASF Patrol Scrub command\r
847///\r
848#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_GET_PATROL_PARAMETERS 0x01\r
849#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_START_PATROL_SCRUBBER 0x02\r
850#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_STOP_PATROL_SCRUBBER 0x03\r
851\r
852///\r
853/// Memory Power State Table definition.\r
854///\r
855typedef struct {\r
856 EFI_ACPI_DESCRIPTION_HEADER Header;\r
857 UINT8 PlatformCommunicationChannelIdentifier;\r
858 UINT8 Reserved[3];\r
859// Memory Power Node Structure\r
860// Memory Power State Characteristics\r
861} EFI_ACPI_6_1_MEMORY_POWER_STATUS_TABLE;\r
862\r
863///\r
864/// MPST Version (as defined in ACPI 6.1 spec.)\r
865///\r
866#define EFI_ACPI_6_1_MEMORY_POWER_STATE_TABLE_REVISION 0x01\r
867\r
868///\r
869/// MPST Platform Communication Channel Shared Memory Region definition.\r
870///\r
871typedef struct {\r
872 UINT32 Signature;\r
873 UINT16 Command;\r
874 UINT16 Status;\r
875 UINT32 MemoryPowerCommandRegister;\r
876 UINT32 MemoryPowerStatusRegister;\r
877 UINT32 PowerStateId;\r
878 UINT32 MemoryPowerNodeId;\r
879 UINT64 MemoryEnergyConsumed;\r
880 UINT64 ExpectedAveragePowerComsuned;\r
881} EFI_ACPI_6_1_MPST_PLATFORM_COMMUNICATION_CHANNEL_SHARED_MEMORY_REGION;\r
882\r
883///\r
884/// ACPI MPST PCC command code\r
885///\r
886#define EFI_ACPI_6_1_MPST_PCC_COMMAND_CODE_EXECUTE_MPST_COMMAND 0x03\r
887\r
888///\r
889/// ACPI MPST Memory Power command\r
890///\r
891#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_MEMORY_POWER_STATE 0x01\r
892#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_SET_MEMORY_POWER_STATE 0x02\r
893#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_AVERAGE_POWER_CONSUMED 0x03\r
894#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_MEMORY_ENERGY_CONSUMED 0x04\r
895\r
896///\r
897/// MPST Memory Power Node Table\r
898///\r
899typedef struct {\r
900 UINT8 PowerStateValue;\r
901 UINT8 PowerStateInformationIndex;\r
902} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE;\r
903\r
904typedef struct {\r
905 UINT8 Flag;\r
906 UINT8 Reserved;\r
907 UINT16 MemoryPowerNodeId;\r
908 UINT32 Length;\r
909 UINT64 AddressBase;\r
910 UINT64 AddressLength;\r
911 UINT32 NumberOfPowerStates;\r
912 UINT32 NumberOfPhysicalComponents;\r
913//EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE MemoryPowerState[NumberOfPowerStates];\r
914//UINT16 PhysicalComponentIdentifier[NumberOfPhysicalComponents];\r
915} EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE;\r
916\r
917#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_ENABLE 0x01\r
918#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_POWER_MANAGED 0x02\r
919#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_HOT_PLUGGABLE 0x04\r
920\r
921typedef struct {\r
922 UINT16 MemoryPowerNodeCount;\r
923 UINT8 Reserved[2];\r
924} EFI_ACPI_6_1_MPST_MEMORY_POWER_NODE_TABLE;\r
925\r
926///\r
927/// MPST Memory Power State Characteristics Table\r
928///\r
929typedef struct {\r
930 UINT8 PowerStateStructureID;\r
931 UINT8 Flag;\r
932 UINT16 Reserved;\r
933 UINT32 AveragePowerConsumedInMPS0;\r
934 UINT32 RelativePowerSavingToMPS0;\r
935 UINT64 ExitLatencyToMPS0;\r
936} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE;\r
937\r
938#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_MEMORY_CONTENT_PRESERVED 0x01\r
939#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_AUTONOMOUS_MEMORY_POWER_STATE_ENTRY 0x02\r
940#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_AUTONOMOUS_MEMORY_POWER_STATE_EXIT 0x04\r
941\r
942typedef struct {\r
943 UINT16 MemoryPowerStateCharacteristicsCount;\r
944 UINT8 Reserved[2];\r
945} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_TABLE;\r
946\r
947///\r
948/// Memory Topology Table definition.\r
949///\r
950typedef struct {\r
951 EFI_ACPI_DESCRIPTION_HEADER Header;\r
952 UINT32 Reserved;\r
953} EFI_ACPI_6_1_MEMORY_TOPOLOGY_TABLE;\r
954\r
955///\r
956/// PMTT Version (as defined in ACPI 6.1 spec.)\r
957///\r
958#define EFI_ACPI_6_1_MEMORY_TOPOLOGY_TABLE_REVISION 0x01\r
959\r
960///\r
961/// Common Memory Aggregator Device Structure.\r
962///\r
963typedef struct {\r
964 UINT8 Type;\r
965 UINT8 Reserved;\r
966 UINT16 Length;\r
967 UINT16 Flags;\r
968 UINT16 Reserved1;\r
969} EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
970\r
971///\r
972/// Memory Aggregator Device Type\r
973///\r
974#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_SOCKET 0x1\r
975#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_MEMORY_CONTROLLER 0x2\r
976#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_DIMM 0x3\r
977\r
978///\r
979/// Socket Memory Aggregator Device Structure.\r
980///\r
981typedef struct {\r
982 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
983 UINT16 SocketIdentifier;\r
984 UINT16 Reserved;\r
985//EFI_ACPI_6_1_PMMT_MEMORY_CONTROLLER_MEMORY_AGGREGATOR_DEVICE_STRUCTURE MemoryController[];\r
986} EFI_ACPI_6_1_PMMT_SOCKET_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
987\r
988///\r
989/// MemoryController Memory Aggregator Device Structure.\r
990///\r
991typedef struct {\r
992 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
993 UINT32 ReadLatency;\r
994 UINT32 WriteLatency;\r
995 UINT32 ReadBandwidth;\r
996 UINT32 WriteBandwidth;\r
997 UINT16 OptimalAccessUnit;\r
998 UINT16 OptimalAccessAlignment;\r
999 UINT16 Reserved;\r
1000 UINT16 NumberOfProximityDomains;\r
1001//UINT32 ProximityDomain[NumberOfProximityDomains];\r
1002//EFI_ACPI_6_1_PMMT_DIMM_MEMORY_AGGREGATOR_DEVICE_STRUCTURE PhysicalComponent[];\r
1003} EFI_ACPI_6_1_PMMT_MEMORY_CONTROLLER_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
1004\r
1005///\r
1006/// DIMM Memory Aggregator Device Structure.\r
1007///\r
1008typedef struct {\r
1009 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
1010 UINT16 PhysicalComponentIdentifier;\r
1011 UINT16 Reserved;\r
1012 UINT32 SizeOfDimm;\r
1013 UINT32 SmbiosHandle;\r
1014} EFI_ACPI_6_1_PMMT_DIMM_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
1015\r
1016///\r
1017/// Boot Graphics Resource Table definition.\r
1018///\r
1019typedef struct {\r
1020 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1021 ///\r
1022 /// 2-bytes (16 bit) version ID. This value must be 1.\r
1023 ///\r
1024 UINT16 Version;\r
1025 ///\r
1026 /// 1-byte status field indicating current status about the table.\r
1027 /// Bits[7:1] = Reserved (must be zero)\r
1028 /// Bit [0] = Valid. A one indicates the boot image graphic is valid.\r
1029 ///\r
1030 UINT8 Status;\r
1031 ///\r
1032 /// 1-byte enumerated type field indicating format of the image.\r
1033 /// 0 = Bitmap\r
1034 /// 1 - 255 Reserved (for future use)\r
1035 ///\r
1036 UINT8 ImageType;\r
1037 ///\r
1038 /// 8-byte (64 bit) physical address pointing to the firmware's in-memory copy\r
1039 /// of the image bitmap.\r
1040 ///\r
1041 UINT64 ImageAddress;\r
1042 ///\r
1043 /// A 4-byte (32-bit) unsigned long describing the display X-offset of the boot image.\r
1044 /// (X, Y) display offset of the top left corner of the boot image.\r
1045 /// The top left corner of the display is at offset (0, 0).\r
1046 ///\r
1047 UINT32 ImageOffsetX;\r
1048 ///\r
1049 /// A 4-byte (32-bit) unsigned long describing the display Y-offset of the boot image.\r
1050 /// (X, Y) display offset of the top left corner of the boot image.\r
1051 /// The top left corner of the display is at offset (0, 0).\r
1052 ///\r
1053 UINT32 ImageOffsetY;\r
1054} EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE;\r
1055\r
1056///\r
1057/// BGRT Revision\r
1058///\r
1059#define EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE_REVISION 1\r
1060\r
1061///\r
1062/// BGRT Version\r
1063///\r
1064#define EFI_ACPI_6_1_BGRT_VERSION 0x01\r
1065\r
1066///\r
1067/// BGRT Status\r
1068///\r
1069#define EFI_ACPI_6_1_BGRT_STATUS_NOT_DISPLAYED 0x00\r
1070#define EFI_ACPI_6_1_BGRT_STATUS_DISPLAYED 0x01\r
1071\r
1072///\r
1073/// BGRT Image Type\r
1074///\r
1075#define EFI_ACPI_6_1_BGRT_IMAGE_TYPE_BMP 0x00\r
1076\r
1077///\r
1078/// FPDT Version (as defined in ACPI 6.1 spec.)\r
1079///\r
1080#define EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_DATA_TABLE_REVISION 0x01\r
1081\r
1082///\r
1083/// FPDT Performance Record Types\r
1084///\r
1085#define EFI_ACPI_6_1_FPDT_RECORD_TYPE_FIRMWARE_BASIC_BOOT_POINTER 0x0000\r
1086#define EFI_ACPI_6_1_FPDT_RECORD_TYPE_S3_PERFORMANCE_TABLE_POINTER 0x0001\r
1087\r
1088///\r
1089/// FPDT Performance Record Revision\r
1090///\r
1091#define EFI_ACPI_6_1_FPDT_RECORD_REVISION_FIRMWARE_BASIC_BOOT_POINTER 0x01\r
1092#define EFI_ACPI_6_1_FPDT_RECORD_REVISION_S3_PERFORMANCE_TABLE_POINTER 0x01\r
1093\r
1094///\r
1095/// FPDT Runtime Performance Record Types\r
1096///\r
1097#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_S3_RESUME 0x0000\r
1098#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_S3_SUSPEND 0x0001\r
1099#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_FIRMWARE_BASIC_BOOT 0x0002\r
1100\r
1101///\r
1102/// FPDT Runtime Performance Record Revision\r
1103///\r
1104#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_S3_RESUME 0x01\r
1105#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_S3_SUSPEND 0x01\r
1106#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_FIRMWARE_BASIC_BOOT 0x02\r
1107\r
1108///\r
1109/// FPDT Performance Record header\r
1110///\r
1111typedef struct {\r
1112 UINT16 Type;\r
1113 UINT8 Length;\r
1114 UINT8 Revision;\r
1115} EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER;\r
1116\r
1117///\r
1118/// FPDT Performance Table header\r
1119///\r
1120typedef struct {\r
1121 UINT32 Signature;\r
1122 UINT32 Length;\r
1123} EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER;\r
1124\r
1125///\r
1126/// FPDT Firmware Basic Boot Performance Pointer Record Structure\r
1127///\r
1128typedef struct {\r
1129 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1130 UINT32 Reserved;\r
1131 ///\r
1132 /// 64-bit processor-relative physical address of the Basic Boot Performance Table.\r
1133 ///\r
1134 UINT64 BootPerformanceTablePointer;\r
1135} EFI_ACPI_6_1_FPDT_BOOT_PERFORMANCE_TABLE_POINTER_RECORD;\r
1136\r
1137///\r
1138/// FPDT S3 Performance Table Pointer Record Structure\r
1139///\r
1140typedef struct {\r
1141 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1142 UINT32 Reserved;\r
1143 ///\r
1144 /// 64-bit processor-relative physical address of the S3 Performance Table.\r
1145 ///\r
1146 UINT64 S3PerformanceTablePointer;\r
1147} EFI_ACPI_6_1_FPDT_S3_PERFORMANCE_TABLE_POINTER_RECORD;\r
1148\r
1149///\r
1150/// FPDT Firmware Basic Boot Performance Record Structure\r
1151///\r
1152typedef struct {\r
1153 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1154 UINT32 Reserved;\r
1155 ///\r
1156 /// Timer value logged at the beginning of firmware image execution.\r
1157 /// This may not always be zero or near zero.\r
1158 ///\r
1159 UINT64 ResetEnd;\r
1160 ///\r
1161 /// Timer value logged just prior to loading the OS boot loader into memory.\r
1162 /// For non-UEFI compatible boots, this field must be zero.\r
1163 ///\r
1164 UINT64 OsLoaderLoadImageStart;\r
1165 ///\r
1166 /// Timer value logged just prior to launching the previously loaded OS boot loader image.\r
1167 /// For non-UEFI compatible boots, the timer value logged will be just prior\r
1168 /// to the INT 19h handler invocation.\r
1169 ///\r
1170 UINT64 OsLoaderStartImageStart;\r
1171 ///\r
1172 /// Timer value logged at the point when the OS loader calls the\r
1173 /// ExitBootServices function for UEFI compatible firmware.\r
1174 /// For non-UEFI compatible boots, this field must be zero.\r
1175 ///\r
1176 UINT64 ExitBootServicesEntry;\r
1177 ///\r
1178 /// Timer value logged at the point just prior towhen the OS loader gaining\r
1179 /// control back from calls the ExitBootServices function for UEFI compatible firmware.\r
1180 /// For non-UEFI compatible boots, this field must be zero.\r
1181 ///\r
1182 UINT64 ExitBootServicesExit;\r
1183} EFI_ACPI_6_1_FPDT_FIRMWARE_BASIC_BOOT_RECORD;\r
1184\r
1185///\r
1186/// FPDT Firmware Basic Boot Performance Table signature\r
1187///\r
1188#define EFI_ACPI_6_1_FPDT_BOOT_PERFORMANCE_TABLE_SIGNATURE SIGNATURE_32('F', 'B', 'P', 'T')\r
1189\r
1190//\r
1191// FPDT Firmware Basic Boot Performance Table\r
1192//\r
1193typedef struct {\r
1194 EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER Header;\r
1195 //\r
1196 // one or more Performance Records.\r
1197 //\r
1198} EFI_ACPI_6_1_FPDT_FIRMWARE_BASIC_BOOT_TABLE;\r
1199\r
1200///\r
1201/// FPDT "S3PT" S3 Performance Table\r
1202///\r
1203#define EFI_ACPI_6_1_FPDT_S3_PERFORMANCE_TABLE_SIGNATURE SIGNATURE_32('S', '3', 'P', 'T')\r
1204\r
1205//\r
1206// FPDT Firmware S3 Boot Performance Table\r
1207//\r
1208typedef struct {\r
1209 EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER Header;\r
1210 //\r
1211 // one or more Performance Records.\r
1212 //\r
1213} EFI_ACPI_6_1_FPDT_FIRMWARE_S3_BOOT_TABLE;\r
1214\r
1215///\r
1216/// FPDT Basic S3 Resume Performance Record\r
1217///\r
1218typedef struct {\r
1219 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1220 ///\r
1221 /// A count of the number of S3 resume cycles since the last full boot sequence.\r
1222 ///\r
1223 UINT32 ResumeCount;\r
1224 ///\r
1225 /// Timer recorded at the end of BIOS S3 resume, just prior to handoff to the\r
1226 /// OS waking vector. Only the most recent resume cycle's time is retained.\r
1227 ///\r
1228 UINT64 FullResume;\r
1229 ///\r
1230 /// Average timer value of all resume cycles logged since the last full boot\r
1231 /// sequence, including the most recent resume. Note that the entire log of\r
1232 /// timer values does not need to be retained in order to calculate this average.\r
1233 ///\r
1234 UINT64 AverageResume;\r
1235} EFI_ACPI_6_1_FPDT_S3_RESUME_RECORD;\r
1236\r
1237///\r
1238/// FPDT Basic S3 Suspend Performance Record\r
1239///\r
1240typedef struct {\r
1241 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1242 ///\r
1243 /// Timer value recorded at the OS write to SLP_TYP upon entry to S3.\r
1244 /// Only the most recent suspend cycle's timer value is retained.\r
1245 ///\r
1246 UINT64 SuspendStart;\r
1247 ///\r
1248 /// Timer value recorded at the final firmware write to SLP_TYP (or other\r
1249 /// mechanism) used to trigger hardware entry to S3.\r
1250 /// Only the most recent suspend cycle's timer value is retained.\r
1251 ///\r
1252 UINT64 SuspendEnd;\r
1253} EFI_ACPI_6_1_FPDT_S3_SUSPEND_RECORD;\r
1254\r
1255///\r
1256/// Firmware Performance Record Table definition.\r
1257///\r
1258typedef struct {\r
1259 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1260} EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_RECORD_TABLE;\r
1261\r
1262///\r
1263/// Generic Timer Description Table definition.\r
1264///\r
1265typedef struct {\r
1266 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1267 UINT64 CntControlBasePhysicalAddress;\r
1268 UINT32 Reserved;\r
1269 UINT32 SecurePL1TimerGSIV;\r
1270 UINT32 SecurePL1TimerFlags;\r
1271 UINT32 NonSecurePL1TimerGSIV;\r
1272 UINT32 NonSecurePL1TimerFlags;\r
1273 UINT32 VirtualTimerGSIV;\r
1274 UINT32 VirtualTimerFlags;\r
1275 UINT32 NonSecurePL2TimerGSIV;\r
1276 UINT32 NonSecurePL2TimerFlags;\r
1277 UINT64 CntReadBasePhysicalAddress;\r
1278 UINT32 PlatformTimerCount;\r
1279 UINT32 PlatformTimerOffset;\r
1280} EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE;\r
1281\r
1282///\r
1283/// GTDT Version (as defined in ACPI 6.1 spec.)\r
1284///\r
1285#define EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE_REVISION 0x02\r
1286\r
1287///\r
1288/// Timer Flags. All other bits are reserved and must be 0.\r
1289///\r
1290#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1291#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1292#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_ALWAYS_ON_CAPABILITY BIT2\r
1293\r
1294///\r
1295/// Platform Timer Type\r
1296///\r
1297#define EFI_ACPI_6_1_GTDT_GT_BLOCK 0\r
1298#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG 1\r
1299\r
1300///\r
1301/// GT Block Structure\r
1302///\r
1303typedef struct {\r
1304 UINT8 Type;\r
1305 UINT16 Length;\r
1306 UINT8 Reserved;\r
1307 UINT64 CntCtlBase;\r
1308 UINT32 GTBlockTimerCount;\r
1309 UINT32 GTBlockTimerOffset;\r
1310} EFI_ACPI_6_1_GTDT_GT_BLOCK_STRUCTURE;\r
1311\r
1312///\r
1313/// GT Block Timer Structure\r
1314///\r
1315typedef struct {\r
1316 UINT8 GTFrameNumber;\r
1317 UINT8 Reserved[3];\r
1318 UINT64 CntBaseX;\r
1319 UINT64 CntEL0BaseX;\r
1320 UINT32 GTxPhysicalTimerGSIV;\r
1321 UINT32 GTxPhysicalTimerFlags;\r
1322 UINT32 GTxVirtualTimerGSIV;\r
1323 UINT32 GTxVirtualTimerFlags;\r
1324 UINT32 GTxCommonFlags;\r
1325} EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_STRUCTURE;\r
1326\r
1327///\r
1328/// GT Block Physical Timers and Virtual Timers Flags. All other bits are reserved and must be 0.\r
1329///\r
1330#define EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1331#define EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1332\r
1333///\r
1334/// Common Flags Flags. All other bits are reserved and must be 0.\r
1335///\r
1336#define EFI_ACPI_6_1_GTDT_GT_BLOCK_COMMON_FLAG_SECURE_TIMER BIT0\r
1337#define EFI_ACPI_6_1_GTDT_GT_BLOCK_COMMON_FLAG_ALWAYS_ON_CAPABILITY BIT1\r
1338\r
1339///\r
1340/// SBSA Generic Watchdog Structure\r
1341///\r
1342typedef struct {\r
1343 UINT8 Type;\r
1344 UINT16 Length;\r
1345 UINT8 Reserved;\r
1346 UINT64 RefreshFramePhysicalAddress;\r
1347 UINT64 WatchdogControlFramePhysicalAddress;\r
1348 UINT32 WatchdogTimerGSIV;\r
1349 UINT32 WatchdogTimerFlags;\r
1350} EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_STRUCTURE;\r
1351\r
1352///\r
1353/// SBSA Generic Watchdog Timer Flags. All other bits are reserved and must be 0.\r
1354///\r
1355#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1356#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1357#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_SECURE_TIMER BIT2\r
1358\r
1359//\r
1360// NVDIMM Firmware Interface Table definition.\r
1361//\r
1362typedef struct {\r
1363 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1364 UINT32 Reserved;\r
1365} EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE;\r
1366\r
1367//\r
1368// NFIT Version (as defined in ACPI 6.1 spec.)\r
1369//\r
1370#define EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE_REVISION 0x1\r
1371\r
1372//\r
1373// Definition for NFIT Table Structure Types\r
1374//\r
1375#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_STRUCTURE_TYPE 0\r
1376#define EFI_ACPI_6_1_NFIT_NVDIMM_REGION_MAPPING_STRUCTURE_TYPE 1\r
1377#define EFI_ACPI_6_1_NFIT_INTERLEAVE_STRUCTURE_TYPE 2\r
1378#define EFI_ACPI_6_1_NFIT_SMBIOS_MANAGEMENT_INFORMATION_STRUCTURE_TYPE 3\r
1379#define EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_STRUCTURE_TYPE 4\r
1380#define EFI_ACPI_6_1_NFIT_NVDIMM_BLOCK_DATA_WINDOW_REGION_STRUCTURE_TYPE 5\r
1381#define EFI_ACPI_6_1_NFIT_FLUSH_HINT_ADDRESS_STRUCTURE_TYPE 6\r
1382\r
1383//\r
1384// Definition for NFIT Structure Header\r
1385//\r
1386typedef struct {\r
1387 UINT16 Type;\r
1388 UINT16 Length;\r
1389} EFI_ACPI_6_1_NFIT_STRUCTURE_HEADER;\r
1390\r
1391//\r
1392// Definition for System Physical Address Range Structure\r
1393//\r
1394#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_FLAGS_CONTROL_REGION_FOR_MANAGEMENT BIT0\r
1395#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_FLAGS_PROXIMITY_DOMAIN_VALID BIT1\r
5f87f979
SEHM
1396#define EFI_ACPI_6_1_NFIT_GUID_VOLATILE_MEMORY_REGION { 0x7305944F, 0xFDDA, 0x44E3, { 0xB1, 0x6C, 0x3F, 0x22, 0xD2, 0x52, 0xE5, 0xD0 }}\r
1397#define EFI_ACPI_6_1_NFIT_GUID_BYTE_ADDRESSABLE_PERSISTENT_MEMORY_REGION { 0x66F0D379, 0xB4F3, 0x4074, { 0xAC, 0x43, 0x0D, 0x33, 0x18, 0xB7, 0x8C, 0xDB }}\r
1398#define EFI_ACPI_6_1_NFIT_GUID_NVDIMM_CONTROL_REGION { 0x92F701F6, 0x13B4, 0x405D, { 0x91, 0x0B, 0x29, 0x93, 0x67, 0xE8, 0x23, 0x4C }}\r
1399#define EFI_ACPI_6_1_NFIT_GUID_NVDIMM_BLOCK_DATA_WINDOW_REGION { 0x91AF0530, 0x5D86, 0x470E, { 0xA6, 0xB0, 0x0A, 0x2D, 0xB9, 0x40, 0x82, 0x49 }}\r
1400#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_DISK_REGION_VOLATILE { 0x77AB535A, 0x45FC, 0x624B, { 0x55, 0x60, 0xF7, 0xB2, 0x81, 0xD1, 0xF9, 0x6E }}\r
1401#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_CD_REGION_VOLATILE { 0x3D5ABD30, 0x4175, 0x87CE, { 0x6D, 0x64, 0xD2, 0xAD, 0xE5, 0x23, 0xC4, 0xBB }}\r
1402#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_DISK_REGION_PERSISTENT { 0x5CEA02C9, 0x4D07, 0x69D3, { 0x26, 0x9F ,0x44, 0x96, 0xFB, 0xE0, 0x96, 0xF9 }}\r
1403#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_CD_REGION_PERSISTENT { 0x08018188, 0x42CD, 0xBB48, { 0x10, 0x0F, 0x53, 0x87, 0xD5, 0x3D, 0xED, 0x3D ]}\r
f2e4f2fc
JY
1404typedef struct {\r
1405 UINT16 Type;\r
1406 UINT16 Length;\r
1407 UINT16 SPARangeStructureIndex;\r
1408 UINT16 Flags;\r
1409 UINT32 Reserved_8;\r
1410 UINT32 ProximityDomain;\r
1411 GUID AddressRangeTypeGUID;\r
1412 UINT64 SystemPhysicalAddressRangeBase;\r
1413 UINT64 SystemPhysicalAddressRangeLength;\r
1414 UINT64 AddressRangeMemoryMappingAttribute;\r
1415} EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_STRUCTURE;\r
1416\r
1417//\r
1418// Definition for Memory Device to System Physical Address Range Mapping Structure\r
1419//\r
1420typedef struct {\r
1421 UINT32 DIMMNumber:4;\r
1422 UINT32 MemoryChannelNumber:4;\r
1423 UINT32 MemoryControllerID:4;\r
1424 UINT32 SocketID:4;\r
1425 UINT32 NodeControllerID:12;\r
1426 UINT32 Reserved_28:4;\r
1427} EFI_ACPI_6_1_NFIT_DEVICE_HANDLE;\r
1428\r
1429#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_PREVIOUS_SAVE_FAIL BIT0\r
1430#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_LAST_RESTORE_FAIL BIT1\r
1431#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_PLATFORM_FLUSH_FAIL BIT2\r
1432#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_NOT_ARMED_PRIOR_TO_OSPM_HAND_OFF BIT3\r
1433#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_SMART_HEALTH_EVENTS_PRIOR_OSPM_HAND_OFF BIT4\r
1434#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_FIRMWARE_ENABLED_TO_NOTIFY_OSPM_ON_SMART_HEALTH_EVENTS BIT5\r
1435#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_FIRMWARE_NOT_MAP_NVDIMM_TO_SPA BIT6\r
1436typedef struct {\r
1437 UINT16 Type;\r
1438 UINT16 Length;\r
1439 EFI_ACPI_6_1_NFIT_DEVICE_HANDLE NFITDeviceHandle;\r
1440 UINT16 NVDIMMPhysicalID;\r
1441 UINT16 NVDIMMRegionID;\r
1442 UINT16 SPARangeStructureIndex ;\r
1443 UINT16 NVDIMMControlRegionStructureIndex;\r
1444 UINT64 NVDIMMRegionSize;\r
1445 UINT64 RegionOffset;\r
1446 UINT64 NVDIMMPhysicalAddressRegionBase;\r
1447 UINT16 InterleaveStructureIndex;\r
1448 UINT16 InterleaveWays;\r
1449 UINT16 NVDIMMStateFlags;\r
1450 UINT16 Reserved_46;\r
1451} EFI_ACPI_6_1_NFIT_NVDIMM_REGION_MAPPING_STRUCTURE;\r
1452\r
1453//\r
1454// Definition for Interleave Structure\r
1455//\r
1456typedef struct {\r
1457 UINT16 Type;\r
1458 UINT16 Length;\r
1459 UINT16 InterleaveStructureIndex;\r
1460 UINT16 Reserved_6;\r
1461 UINT32 NumberOfLines;\r
1462 UINT32 LineSize;\r
1463//UINT32 LineOffset[NumberOfLines];\r
1464} EFI_ACPI_6_1_NFIT_INTERLEAVE_STRUCTURE;\r
1465\r
1466//\r
1467// Definition for SMBIOS Management Information Structure\r
1468//\r
1469typedef struct {\r
1470 UINT16 Type;\r
1471 UINT16 Length;\r
1472 UINT32 Reserved_4;\r
1473//UINT8 Data[];\r
1474} EFI_ACPI_6_1_NFIT_SMBIOS_MANAGEMENT_INFORMATION_STRUCTURE;\r
1475\r
1476//\r
1477// Definition for NVDIMM Control Region Structure\r
1478//\r
71a2a892
SEHM
1479#define EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_VALID_FIELDS_MANUFACTURING BIT0\r
1480\r
f2e4f2fc
JY
1481#define EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_FLAGS_BLOCK_DATA_WINDOWS_BUFFERED BIT0\r
1482typedef struct {\r
1483 UINT16 Type;\r
1484 UINT16 Length;\r
1485 UINT16 NVDIMMControlRegionStructureIndex;\r
1486 UINT16 VendorID;\r
1487 UINT16 DeviceID;\r
1488 UINT16 RevisionID;\r
1489 UINT16 SubsystemVendorID;\r
1490 UINT16 SubsystemDeviceID;\r
1491 UINT16 SubsystemRevisionID;\r
1492 UINT8 ValidFields;\r
1493 UINT8 ManufacturingLocation;\r
1494 UINT16 ManufacturingDate;\r
1495 UINT8 Reserved_22[2];\r
1496 UINT32 SerialNumber;\r
1497 UINT16 RegionFormatInterfaceCode;\r
1498 UINT16 NumberOfBlockControlWindows;\r
1499 UINT64 SizeOfBlockControlWindow;\r
1500 UINT64 CommandRegisterOffsetInBlockControlWindow;\r
1501 UINT64 SizeOfCommandRegisterInBlockControlWindows;\r
1502 UINT64 StatusRegisterOffsetInBlockControlWindow;\r
1503 UINT64 SizeOfStatusRegisterInBlockControlWindows;\r
1504 UINT16 NVDIMMControlRegionFlag;\r
1505 UINT8 Reserved_74[6];\r
1506} EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_STRUCTURE;\r
1507\r
1508//\r
1509// Definition for NVDIMM Block Data Window Region Structure\r
1510//\r
1511typedef struct {\r
1512 UINT16 Type;\r
1513 UINT16 Length;\r
1514 UINT16 NVDIMMControlRegionStructureIndex;\r
1515 UINT16 NumberOfBlockDataWindows;\r
1516 UINT64 BlockDataWindowStartOffset;\r
1517 UINT64 SizeOfBlockDataWindow;\r
1518 UINT64 BlockAccessibleMemoryCapacity;\r
1519 UINT64 BeginningAddressOfFirstBlockInBlockAccessibleMemory;\r
1520} EFI_ACPI_6_1_NFIT_NVDIMM_BLOCK_DATA_WINDOW_REGION_STRUCTURE;\r
1521\r
1522//\r
1523// Definition for Flush Hint Address Structure\r
1524//\r
1525typedef struct {\r
1526 UINT16 Type;\r
1527 UINT16 Length;\r
1528 EFI_ACPI_6_1_NFIT_DEVICE_HANDLE NFITDeviceHandle;\r
1529 UINT16 NumberOfFlushHintAddresses;\r
1530 UINT8 Reserved_10[6];\r
1531//UINT64 FlushHintAddress[NumberOfFlushHintAddresses];\r
1532} EFI_ACPI_6_1_NFIT_FLUSH_HINT_ADDRESS_STRUCTURE;\r
1533\r
1534///\r
1535/// Boot Error Record Table (BERT)\r
1536///\r
1537typedef struct {\r
1538 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1539 UINT32 BootErrorRegionLength;\r
1540 UINT64 BootErrorRegion;\r
1541} EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_HEADER;\r
1542\r
1543///\r
1544/// BERT Version (as defined in ACPI 6.1 spec.)\r
1545///\r
1546#define EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_REVISION 0x01\r
1547\r
1548///\r
1549/// Boot Error Region Block Status Definition\r
1550///\r
1551typedef struct {\r
1552 UINT32 UncorrectableErrorValid:1;\r
1553 UINT32 CorrectableErrorValid:1;\r
1554 UINT32 MultipleUncorrectableErrors:1;\r
1555 UINT32 MultipleCorrectableErrors:1;\r
1556 UINT32 ErrorDataEntryCount:10;\r
1557 UINT32 Reserved:18;\r
1558} EFI_ACPI_6_1_ERROR_BLOCK_STATUS;\r
1559\r
1560///\r
1561/// Boot Error Region Definition\r
1562///\r
1563typedef struct {\r
1564 EFI_ACPI_6_1_ERROR_BLOCK_STATUS BlockStatus;\r
1565 UINT32 RawDataOffset;\r
1566 UINT32 RawDataLength;\r
1567 UINT32 DataLength;\r
1568 UINT32 ErrorSeverity;\r
1569} EFI_ACPI_6_1_BOOT_ERROR_REGION_STRUCTURE;\r
1570\r
1571//\r
1572// Boot Error Severity types\r
1573//\r
1574#define EFI_ACPI_6_1_ERROR_SEVERITY_CORRECTABLE 0x00\r
1575#define EFI_ACPI_6_1_ERROR_SEVERITY_FATAL 0x01\r
1576#define EFI_ACPI_6_1_ERROR_SEVERITY_CORRECTED 0x02\r
1577#define EFI_ACPI_6_1_ERROR_SEVERITY_NONE 0x03\r
1578\r
1579///\r
1580/// Generic Error Data Entry Definition\r
1581///\r
1582typedef struct {\r
1583 UINT8 SectionType[16];\r
1584 UINT32 ErrorSeverity;\r
1585 UINT16 Revision;\r
1586 UINT8 ValidationBits;\r
1587 UINT8 Flags;\r
1588 UINT32 ErrorDataLength;\r
1589 UINT8 FruId[16];\r
1590 UINT8 FruText[20];\r
1591 UINT8 Timestamp[8];\r
1592} EFI_ACPI_6_1_GENERIC_ERROR_DATA_ENTRY_STRUCTURE;\r
1593\r
1594///\r
1595/// Generic Error Data Entry Version (as defined in ACPI 6.1 spec.)\r
1596///\r
1597#define EFI_ACPI_6_1_GENERIC_ERROR_DATA_ENTRY_REVISION 0x0300\r
1598\r
1599///\r
1600/// HEST - Hardware Error Source Table\r
1601///\r
1602typedef struct {\r
1603 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1604 UINT32 ErrorSourceCount;\r
1605} EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_HEADER;\r
1606\r
1607///\r
1608/// HEST Version (as defined in ACPI 6.1 spec.)\r
1609///\r
1610#define EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_REVISION 0x01\r
1611\r
1612//\r
1613// Error Source structure types.\r
1614//\r
1615#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_EXCEPTION 0x00\r
1616#define EFI_ACPI_6_1_IA32_ARCHITECTURE_CORRECTED_MACHINE_CHECK 0x01\r
1617#define EFI_ACPI_6_1_IA32_ARCHITECTURE_NMI_ERROR 0x02\r
1618#define EFI_ACPI_6_1_PCI_EXPRESS_ROOT_PORT_AER 0x06\r
1619#define EFI_ACPI_6_1_PCI_EXPRESS_DEVICE_AER 0x07\r
1620#define EFI_ACPI_6_1_PCI_EXPRESS_BRIDGE_AER 0x08\r
1621#define EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR 0x09\r
1622#define EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_VERSION_2 0x0A\r
1623\r
1624//\r
1625// Error Source structure flags.\r
1626//\r
1627#define EFI_ACPI_6_1_ERROR_SOURCE_FLAG_FIRMWARE_FIRST (1 << 0)\r
1628#define EFI_ACPI_6_1_ERROR_SOURCE_FLAG_GLOBAL (1 << 1)\r
1629\r
1630///\r
1631/// IA-32 Architecture Machine Check Exception Structure Definition\r
1632///\r
1633typedef struct {\r
1634 UINT16 Type;\r
1635 UINT16 SourceId;\r
1636 UINT8 Reserved0[2];\r
1637 UINT8 Flags;\r
1638 UINT8 Enabled;\r
1639 UINT32 NumberOfRecordsToPreAllocate;\r
1640 UINT32 MaxSectionsPerRecord;\r
1641 UINT64 GlobalCapabilityInitData;\r
1642 UINT64 GlobalControlInitData;\r
1643 UINT8 NumberOfHardwareBanks;\r
1644 UINT8 Reserved1[7];\r
1645} EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_EXCEPTION_STRUCTURE;\r
1646\r
1647///\r
1648/// IA-32 Architecture Machine Check Bank Structure Definition\r
1649///\r
1650typedef struct {\r
1651 UINT8 BankNumber;\r
1652 UINT8 ClearStatusOnInitialization;\r
1653 UINT8 StatusDataFormat;\r
1654 UINT8 Reserved0;\r
1655 UINT32 ControlRegisterMsrAddress;\r
1656 UINT64 ControlInitData;\r
1657 UINT32 StatusRegisterMsrAddress;\r
1658 UINT32 AddressRegisterMsrAddress;\r
1659 UINT32 MiscRegisterMsrAddress;\r
1660} EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_BANK_STRUCTURE;\r
1661\r
1662///\r
1663/// IA-32 Architecture Machine Check Bank Structure MCA data format\r
1664///\r
1665#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_IA32 0x00\r
1666#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_INTEL64 0x01\r
1667#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_AMD64 0x02\r
1668\r
1669//\r
1670// Hardware Error Notification types. All other values are reserved\r
1671//\r
1672#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_POLLED 0x00\r
1673#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_EXTERNAL_INTERRUPT 0x01\r
1674#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_LOCAL_INTERRUPT 0x02\r
1675#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_SCI 0x03\r
1676#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_NMI 0x04\r
1677#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CMCI 0x05\r
1678#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_MCE 0x06\r
1679#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_GPIO_SIGNAL 0x07\r
1680#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_ARMV8_SEA 0x08\r
1681#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_ARMV8_SEI 0x09\r
1682#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_GSIV 0x0A\r
1683\r
1684///\r
1685/// Hardware Error Notification Configuration Write Enable Structure Definition\r
1686///\r
1687typedef struct {\r
1688 UINT16 Type:1;\r
1689 UINT16 PollInterval:1;\r
1690 UINT16 SwitchToPollingThresholdValue:1;\r
1691 UINT16 SwitchToPollingThresholdWindow:1;\r
1692 UINT16 ErrorThresholdValue:1;\r
1693 UINT16 ErrorThresholdWindow:1;\r
1694 UINT16 Reserved:10;\r
1695} EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CONFIGURATION_WRITE_ENABLE_STRUCTURE;\r
1696\r
1697///\r
1698/// Hardware Error Notification Structure Definition\r
1699///\r
1700typedef struct {\r
1701 UINT8 Type;\r
1702 UINT8 Length;\r
1703 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CONFIGURATION_WRITE_ENABLE_STRUCTURE ConfigurationWriteEnable;\r
1704 UINT32 PollInterval;\r
1705 UINT32 Vector;\r
1706 UINT32 SwitchToPollingThresholdValue;\r
1707 UINT32 SwitchToPollingThresholdWindow;\r
1708 UINT32 ErrorThresholdValue;\r
1709 UINT32 ErrorThresholdWindow;\r
1710} EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE;\r
1711\r
1712///\r
1713/// IA-32 Architecture Corrected Machine Check Structure Definition\r
1714///\r
1715typedef struct {\r
1716 UINT16 Type;\r
1717 UINT16 SourceId;\r
1718 UINT8 Reserved0[2];\r
1719 UINT8 Flags;\r
1720 UINT8 Enabled;\r
1721 UINT32 NumberOfRecordsToPreAllocate;\r
1722 UINT32 MaxSectionsPerRecord;\r
1723 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1724 UINT8 NumberOfHardwareBanks;\r
1725 UINT8 Reserved1[3];\r
1726} EFI_ACPI_6_1_IA32_ARCHITECTURE_CORRECTED_MACHINE_CHECK_STRUCTURE;\r
1727\r
1728///\r
1729/// IA-32 Architecture NMI Error Structure Definition\r
1730///\r
1731typedef struct {\r
1732 UINT16 Type;\r
1733 UINT16 SourceId;\r
1734 UINT8 Reserved0[2];\r
1735 UINT32 NumberOfRecordsToPreAllocate;\r
1736 UINT32 MaxSectionsPerRecord;\r
1737 UINT32 MaxRawDataLength;\r
1738} EFI_ACPI_6_1_IA32_ARCHITECTURE_NMI_ERROR_STRUCTURE;\r
1739\r
1740///\r
1741/// PCI Express Root Port AER Structure Definition\r
1742///\r
1743typedef struct {\r
1744 UINT16 Type;\r
1745 UINT16 SourceId;\r
1746 UINT8 Reserved0[2];\r
1747 UINT8 Flags;\r
1748 UINT8 Enabled;\r
1749 UINT32 NumberOfRecordsToPreAllocate;\r
1750 UINT32 MaxSectionsPerRecord;\r
1751 UINT32 Bus;\r
1752 UINT16 Device;\r
1753 UINT16 Function;\r
1754 UINT16 DeviceControl;\r
1755 UINT8 Reserved1[2];\r
1756 UINT32 UncorrectableErrorMask;\r
1757 UINT32 UncorrectableErrorSeverity;\r
1758 UINT32 CorrectableErrorMask;\r
1759 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1760 UINT32 RootErrorCommand;\r
1761} EFI_ACPI_6_1_PCI_EXPRESS_ROOT_PORT_AER_STRUCTURE;\r
1762\r
1763///\r
1764/// PCI Express Device AER Structure Definition\r
1765///\r
1766typedef struct {\r
1767 UINT16 Type;\r
1768 UINT16 SourceId;\r
1769 UINT8 Reserved0[2];\r
1770 UINT8 Flags;\r
1771 UINT8 Enabled;\r
1772 UINT32 NumberOfRecordsToPreAllocate;\r
1773 UINT32 MaxSectionsPerRecord;\r
1774 UINT32 Bus;\r
1775 UINT16 Device;\r
1776 UINT16 Function;\r
1777 UINT16 DeviceControl;\r
1778 UINT8 Reserved1[2];\r
1779 UINT32 UncorrectableErrorMask;\r
1780 UINT32 UncorrectableErrorSeverity;\r
1781 UINT32 CorrectableErrorMask;\r
1782 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1783} EFI_ACPI_6_1_PCI_EXPRESS_DEVICE_AER_STRUCTURE;\r
1784\r
1785///\r
1786/// PCI Express Bridge AER Structure Definition\r
1787///\r
1788typedef struct {\r
1789 UINT16 Type;\r
1790 UINT16 SourceId;\r
1791 UINT8 Reserved0[2];\r
1792 UINT8 Flags;\r
1793 UINT8 Enabled;\r
1794 UINT32 NumberOfRecordsToPreAllocate;\r
1795 UINT32 MaxSectionsPerRecord;\r
1796 UINT32 Bus;\r
1797 UINT16 Device;\r
1798 UINT16 Function;\r
1799 UINT16 DeviceControl;\r
1800 UINT8 Reserved1[2];\r
1801 UINT32 UncorrectableErrorMask;\r
1802 UINT32 UncorrectableErrorSeverity;\r
1803 UINT32 CorrectableErrorMask;\r
1804 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1805 UINT32 SecondaryUncorrectableErrorMask;\r
1806 UINT32 SecondaryUncorrectableErrorSeverity;\r
1807 UINT32 SecondaryAdvancedErrorCapabilitiesAndControl;\r
1808} EFI_ACPI_6_1_PCI_EXPRESS_BRIDGE_AER_STRUCTURE;\r
1809\r
1810///\r
1811/// Generic Hardware Error Source Structure Definition\r
1812///\r
1813typedef struct {\r
1814 UINT16 Type;\r
1815 UINT16 SourceId;\r
1816 UINT16 RelatedSourceId;\r
1817 UINT8 Flags;\r
1818 UINT8 Enabled;\r
1819 UINT32 NumberOfRecordsToPreAllocate;\r
1820 UINT32 MaxSectionsPerRecord;\r
1821 UINT32 MaxRawDataLength;\r
1822 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ErrorStatusAddress;\r
1823 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1824 UINT32 ErrorStatusBlockLength;\r
1825} EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_SOURCE_STRUCTURE;\r
1826\r
1827///\r
1828/// Generic Hardware Error Source Version 2 Structure Definition\r
1829///\r
1830typedef struct {\r
1831 UINT16 Type;\r
1832 UINT16 SourceId;\r
1833 UINT16 RelatedSourceId;\r
1834 UINT8 Flags;\r
1835 UINT8 Enabled;\r
1836 UINT32 NumberOfRecordsToPreAllocate;\r
1837 UINT32 MaxSectionsPerRecord;\r
1838 UINT32 MaxRawDataLength;\r
1839 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ErrorStatusAddress;\r
1840 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1841 UINT32 ErrorStatusBlockLength;\r
1842 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ReadAckRegister;\r
1843 UINT64 ReadAckPreserve;\r
1844 UINT64 ReadAckWrite;\r
1845} EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_SOURCE_VERSION_2_STRUCTURE;\r
1846\r
1847///\r
1848/// Generic Error Status Definition\r
1849///\r
1850typedef struct {\r
1851 EFI_ACPI_6_1_ERROR_BLOCK_STATUS BlockStatus;\r
1852 UINT32 RawDataOffset;\r
1853 UINT32 RawDataLength;\r
1854 UINT32 DataLength;\r
1855 UINT32 ErrorSeverity;\r
1856} EFI_ACPI_6_1_GENERIC_ERROR_STATUS_STRUCTURE;\r
1857\r
1858///\r
1859/// ERST - Error Record Serialization Table\r
1860///\r
1861typedef struct {\r
1862 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1863 UINT32 SerializationHeaderSize;\r
1864 UINT8 Reserved0[4];\r
1865 UINT32 InstructionEntryCount;\r
1866} EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_HEADER;\r
1867\r
1868///\r
1869/// ERST Version (as defined in ACPI 6.1 spec.)\r
1870///\r
1871#define EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_REVISION 0x01\r
1872\r
1873///\r
1874/// ERST Serialization Actions\r
1875///\r
1876#define EFI_ACPI_6_1_ERST_BEGIN_WRITE_OPERATION 0x00\r
1877#define EFI_ACPI_6_1_ERST_BEGIN_READ_OPERATION 0x01\r
1878#define EFI_ACPI_6_1_ERST_BEGIN_CLEAR_OPERATION 0x02\r
1879#define EFI_ACPI_6_1_ERST_END_OPERATION 0x03\r
1880#define EFI_ACPI_6_1_ERST_SET_RECORD_OFFSET 0x04\r
1881#define EFI_ACPI_6_1_ERST_EXECUTE_OPERATION 0x05\r
1882#define EFI_ACPI_6_1_ERST_CHECK_BUSY_STATUS 0x06\r
1883#define EFI_ACPI_6_1_ERST_GET_COMMAND_STATUS 0x07\r
1884#define EFI_ACPI_6_1_ERST_GET_RECORD_IDENTIFIER 0x08\r
1885#define EFI_ACPI_6_1_ERST_SET_RECORD_IDENTIFIER 0x09\r
1886#define EFI_ACPI_6_1_ERST_GET_RECORD_COUNT 0x0A\r
1887#define EFI_ACPI_6_1_ERST_BEGIN_DUMMY_WRITE_OPERATION 0x0B\r
1888#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE 0x0D\r
1889#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE_LENGTH 0x0E\r
1890#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE_ATTRIBUTES 0x0F\r
1891#define EFI_ACPI_6_1_ERST_GET_EXECUTE_OPERATION_TIMINGS 0x10\r
1892\r
1893///\r
1894/// ERST Action Command Status\r
1895///\r
1896#define EFI_ACPI_6_1_ERST_STATUS_SUCCESS 0x00\r
1897#define EFI_ACPI_6_1_ERST_STATUS_NOT_ENOUGH_SPACE 0x01\r
1898#define EFI_ACPI_6_1_ERST_STATUS_HARDWARE_NOT_AVAILABLE 0x02\r
1899#define EFI_ACPI_6_1_ERST_STATUS_FAILED 0x03\r
1900#define EFI_ACPI_6_1_ERST_STATUS_RECORD_STORE_EMPTY 0x04\r
1901#define EFI_ACPI_6_1_ERST_STATUS_RECORD_NOT_FOUND 0x05\r
1902\r
1903///\r
1904/// ERST Serialization Instructions\r
1905///\r
1906#define EFI_ACPI_6_1_ERST_READ_REGISTER 0x00\r
1907#define EFI_ACPI_6_1_ERST_READ_REGISTER_VALUE 0x01\r
1908#define EFI_ACPI_6_1_ERST_WRITE_REGISTER 0x02\r
1909#define EFI_ACPI_6_1_ERST_WRITE_REGISTER_VALUE 0x03\r
1910#define EFI_ACPI_6_1_ERST_NOOP 0x04\r
1911#define EFI_ACPI_6_1_ERST_LOAD_VAR1 0x05\r
1912#define EFI_ACPI_6_1_ERST_LOAD_VAR2 0x06\r
1913#define EFI_ACPI_6_1_ERST_STORE_VAR1 0x07\r
1914#define EFI_ACPI_6_1_ERST_ADD 0x08\r
1915#define EFI_ACPI_6_1_ERST_SUBTRACT 0x09\r
1916#define EFI_ACPI_6_1_ERST_ADD_VALUE 0x0A\r
1917#define EFI_ACPI_6_1_ERST_SUBTRACT_VALUE 0x0B\r
1918#define EFI_ACPI_6_1_ERST_STALL 0x0C\r
1919#define EFI_ACPI_6_1_ERST_STALL_WHILE_TRUE 0x0D\r
1920#define EFI_ACPI_6_1_ERST_SKIP_NEXT_INSTRUCTION_IF_TRUE 0x0E\r
1921#define EFI_ACPI_6_1_ERST_GOTO 0x0F\r
1922#define EFI_ACPI_6_1_ERST_SET_SRC_ADDRESS_BASE 0x10\r
1923#define EFI_ACPI_6_1_ERST_SET_DST_ADDRESS_BASE 0x11\r
1924#define EFI_ACPI_6_1_ERST_MOVE_DATA 0x12\r
1925\r
1926///\r
1927/// ERST Instruction Flags\r
1928///\r
1929#define EFI_ACPI_6_1_ERST_PRESERVE_REGISTER 0x01\r
1930\r
1931///\r
1932/// ERST Serialization Instruction Entry\r
1933///\r
1934typedef struct {\r
1935 UINT8 SerializationAction;\r
1936 UINT8 Instruction;\r
1937 UINT8 Flags;\r
1938 UINT8 Reserved0;\r
1939 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE RegisterRegion;\r
1940 UINT64 Value;\r
1941 UINT64 Mask;\r
1942} EFI_ACPI_6_1_ERST_SERIALIZATION_INSTRUCTION_ENTRY;\r
1943\r
1944///\r
1945/// EINJ - Error Injection Table\r
1946///\r
1947typedef struct {\r
1948 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1949 UINT32 InjectionHeaderSize;\r
1950 UINT8 InjectionFlags;\r
1951 UINT8 Reserved0[3];\r
1952 UINT32 InjectionEntryCount;\r
1953} EFI_ACPI_6_1_ERROR_INJECTION_TABLE_HEADER;\r
1954\r
1955///\r
1956/// EINJ Version (as defined in ACPI 6.1 spec.)\r
1957///\r
1958#define EFI_ACPI_6_1_ERROR_INJECTION_TABLE_REVISION 0x01\r
1959\r
1960///\r
1961/// EINJ Error Injection Actions\r
1962///\r
1963#define EFI_ACPI_6_1_EINJ_BEGIN_INJECTION_OPERATION 0x00\r
1964#define EFI_ACPI_6_1_EINJ_GET_TRIGGER_ERROR_ACTION_TABLE 0x01\r
1965#define EFI_ACPI_6_1_EINJ_SET_ERROR_TYPE 0x02\r
1966#define EFI_ACPI_6_1_EINJ_GET_ERROR_TYPE 0x03\r
1967#define EFI_ACPI_6_1_EINJ_END_OPERATION 0x04\r
1968#define EFI_ACPI_6_1_EINJ_EXECUTE_OPERATION 0x05\r
1969#define EFI_ACPI_6_1_EINJ_CHECK_BUSY_STATUS 0x06\r
1970#define EFI_ACPI_6_1_EINJ_GET_COMMAND_STATUS 0x07\r
1971#define EFI_ACPI_6_1_EINJ_TRIGGER_ERROR 0xFF\r
1972\r
1973///\r
1974/// EINJ Action Command Status\r
1975///\r
1976#define EFI_ACPI_6_1_EINJ_STATUS_SUCCESS 0x00\r
1977#define EFI_ACPI_6_1_EINJ_STATUS_UNKNOWN_FAILURE 0x01\r
1978#define EFI_ACPI_6_1_EINJ_STATUS_INVALID_ACCESS 0x02\r
1979\r
1980///\r
1981/// EINJ Error Type Definition\r
1982///\r
1983#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_CORRECTABLE (1 << 0)\r
1984#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_UNCORRECTABLE_NONFATAL (1 << 1)\r
1985#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_UNCORRECTABLE_FATAL (1 << 2)\r
1986#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_CORRECTABLE (1 << 3)\r
1987#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_UNCORRECTABLE_NONFATAL (1 << 4)\r
1988#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_UNCORRECTABLE_FATAL (1 << 5)\r
1989#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_CORRECTABLE (1 << 6)\r
1990#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_UNCORRECTABLE_NONFATAL (1 << 7)\r
1991#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_UNCORRECTABLE_FATAL (1 << 8)\r
1992#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_CORRECTABLE (1 << 9)\r
1993#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_UNCORRECTABLE_NONFATAL (1 << 10)\r
1994#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_UNCORRECTABLE_FATAL (1 << 11)\r
1995\r
1996///\r
1997/// EINJ Injection Instructions\r
1998///\r
1999#define EFI_ACPI_6_1_EINJ_READ_REGISTER 0x00\r
2000#define EFI_ACPI_6_1_EINJ_READ_REGISTER_VALUE 0x01\r
2001#define EFI_ACPI_6_1_EINJ_WRITE_REGISTER 0x02\r
2002#define EFI_ACPI_6_1_EINJ_WRITE_REGISTER_VALUE 0x03\r
2003#define EFI_ACPI_6_1_EINJ_NOOP 0x04\r
2004\r
2005///\r
2006/// EINJ Instruction Flags\r
2007///\r
2008#define EFI_ACPI_6_1_EINJ_PRESERVE_REGISTER 0x01\r
2009\r
2010///\r
2011/// EINJ Injection Instruction Entry\r
2012///\r
2013typedef struct {\r
2014 UINT8 InjectionAction;\r
2015 UINT8 Instruction;\r
2016 UINT8 Flags;\r
2017 UINT8 Reserved0;\r
2018 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE RegisterRegion;\r
2019 UINT64 Value;\r
2020 UINT64 Mask;\r
2021} EFI_ACPI_6_1_EINJ_INJECTION_INSTRUCTION_ENTRY;\r
2022\r
2023///\r
2024/// EINJ Trigger Action Table\r
2025///\r
2026typedef struct {\r
2027 UINT32 HeaderSize;\r
2028 UINT32 Revision;\r
2029 UINT32 TableSize;\r
2030 UINT32 EntryCount;\r
2031} EFI_ACPI_6_1_EINJ_TRIGGER_ACTION_TABLE;\r
2032\r
2033///\r
2034/// Platform Communications Channel Table (PCCT)\r
2035///\r
2036typedef struct {\r
2037 EFI_ACPI_DESCRIPTION_HEADER Header;\r
2038 UINT32 Flags;\r
2039 UINT64 Reserved;\r
2040} EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL_TABLE_HEADER;\r
2041\r
2042///\r
2043/// PCCT Version (as defined in ACPI 6.1 spec.)\r
2044///\r
2045#define EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL_TABLE_REVISION 0x01\r
2046\r
2047///\r
2048/// PCCT Global Flags\r
2049///\r
2050#define EFI_ACPI_6_1_PCCT_FLAGS_SCI_DOORBELL BIT0\r
2051\r
2052//\r
2053// PCCT Subspace type\r
2054//\r
69ebfa2b
SZ
2055#define EFI_ACPI_6_1_PCCT_SUBSPACE_TYPE_GENERIC 0x00\r
2056#define EFI_ACPI_6_1_PCCT_SUBSPACE_TYPE_1_HW_REDUCED_COMMUNICATIONS 0x01\r
2057#define EFI_ACPI_6_1_PCCT_SUBSPACE_TYPE_2_HW_REDUCED_COMMUNICATIONS 0x02\r
f2e4f2fc
JY
2058\r
2059///\r
2060/// PCC Subspace Structure Header\r
2061///\r
2062typedef struct {\r
2063 UINT8 Type;\r
2064 UINT8 Length;\r
2065} EFI_ACPI_6_1_PCCT_SUBSPACE_HEADER;\r
2066\r
2067///\r
2068/// Generic Communications Subspace Structure\r
2069///\r
2070typedef struct {\r
2071 UINT8 Type;\r
2072 UINT8 Length;\r
2073 UINT8 Reserved[6];\r
2074 UINT64 BaseAddress;\r
2075 UINT64 AddressLength;\r
2076 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE DoorbellRegister;\r
2077 UINT64 DoorbellPreserve;\r
2078 UINT64 DoorbellWrite;\r
2079 UINT32 NominalLatency;\r
2080 UINT32 MaximumPeriodicAccessRate;\r
2081 UINT16 MinimumRequestTurnaroundTime;\r
2082} EFI_ACPI_6_1_PCCT_SUBSPACE_GENERIC;\r
2083\r
2084///\r
2085/// Generic Communications Channel Shared Memory Region\r
2086///\r
2087\r
2088typedef struct {\r
2089 UINT8 Command;\r
2090 UINT8 Reserved:7;\r
2091 UINT8 GenerateSci:1;\r
2092} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_COMMAND;\r
2093\r
2094typedef struct {\r
2095 UINT8 CommandComplete:1;\r
2096 UINT8 SciDoorbell:1;\r
2097 UINT8 Error:1;\r
2098 UINT8 PlatformNotification:1; \r
2099 UINT8 Reserved:4;\r
2100 UINT8 Reserved1;\r
2101} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_STATUS;\r
2102\r
2103typedef struct {\r
2104 UINT32 Signature;\r
2105 EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_COMMAND Command;\r
2106 EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_STATUS Status;\r
2107} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_HEADER;\r
2108\r
69ebfa2b
SZ
2109#define EFI_ACPI_6_1_PCCT_SUBSPACE_DOORBELL_INTERRUPT_FLAGS_POLARITY BIT0\r
2110#define EFI_ACPI_6_1_PCCT_SUBSPACE_DOORBELL_INTERRUPT_FLAGS_MODE BIT1\r
2111\r
2112///\r
2113/// Type 1 HW-Reduced Communications Subspace Structure\r
2114///\r
2115typedef struct {\r
2116 UINT8 Type;\r
2117 UINT8 Length;\r
2118 UINT32 DoorbellInterrupt;\r
2119 UINT8 DoorbellInterruptFlags;\r
2120 UINT8 Reserved;\r
2121 UINT64 BaseAddress;\r
2122 UINT64 AddressLength;\r
2123 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE DoorbellRegister;\r
2124 UINT64 DoorbellPreserve;\r
2125 UINT64 DoorbellWrite;\r
2126 UINT32 NominalLatency;\r
2127 UINT32 MaximumPeriodicAccessRate;\r
2128 UINT16 MinimumRequestTurnaroundTime;\r
2129} EFI_ACPI_6_1_PCCT_SUBSPACE_1_HW_REDUCED_COMMUNICATIONS;\r
2130\r
2131///\r
2132/// Type 2 HW-Reduced Communications Subspace Structure\r
2133///\r
2134typedef struct {\r
2135 UINT8 Type;\r
2136 UINT8 Length;\r
2137 UINT32 DoorbellInterrupt;\r
2138 UINT8 DoorbellInterruptFlags;\r
2139 UINT8 Reserved;\r
2140 UINT64 BaseAddress;\r
2141 UINT64 AddressLength;\r
2142 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE DoorbellRegister;\r
2143 UINT64 DoorbellPreserve;\r
2144 UINT64 DoorbellWrite;\r
2145 UINT32 NominalLatency;\r
2146 UINT32 MaximumPeriodicAccessRate;\r
2147 UINT16 MinimumRequestTurnaroundTime;\r
2148 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE DoorbellAckRegister;\r
2149 UINT64 DoorbellAckPreserve;\r
2150 UINT64 DoorbellAckWrite;\r
2151} EFI_ACPI_6_1_PCCT_SUBSPACE_2_HW_REDUCED_COMMUNICATIONS;\r
2152\r
f2e4f2fc
JY
2153//\r
2154// Known table signatures\r
2155//\r
2156\r
2157///\r
2158/// "RSD PTR " Root System Description Pointer\r
2159///\r
2160#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER_SIGNATURE SIGNATURE_64('R', 'S', 'D', ' ', 'P', 'T', 'R', ' ') \r
2161\r
2162///\r
2163/// "APIC" Multiple APIC Description Table\r
2164///\r
2165#define EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('A', 'P', 'I', 'C')\r
2166\r
2167///\r
2168/// "BERT" Boot Error Record Table\r
2169///\r
2170#define EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_SIGNATURE SIGNATURE_32('B', 'E', 'R', 'T')\r
2171\r
2172///\r
2173/// "BGRT" Boot Graphics Resource Table\r
2174///\r
2175#define EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('B', 'G', 'R', 'T')\r
2176\r
2177///\r
2178/// "CPEP" Corrected Platform Error Polling Table\r
2179///\r
2180#define EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_SIGNATURE SIGNATURE_32('C', 'P', 'E', 'P')\r
2181\r
2182///\r
2183/// "DSDT" Differentiated System Description Table\r
2184///\r
2185#define EFI_ACPI_6_1_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('D', 'S', 'D', 'T')\r
2186\r
2187///\r
2188/// "ECDT" Embedded Controller Boot Resources Table\r
2189///\r
2190#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_SIGNATURE SIGNATURE_32('E', 'C', 'D', 'T')\r
2191\r
2192///\r
2193/// "EINJ" Error Injection Table\r
2194///\r
2195#define EFI_ACPI_6_1_ERROR_INJECTION_TABLE_SIGNATURE SIGNATURE_32('E', 'I', 'N', 'J')\r
2196\r
2197///\r
2198/// "ERST" Error Record Serialization Table\r
2199///\r
2200#define EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_SIGNATURE SIGNATURE_32('E', 'R', 'S', 'T')\r
2201\r
2202///\r
2203/// "FACP" Fixed ACPI Description Table\r
2204///\r
2205#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('F', 'A', 'C', 'P')\r
2206\r
2207///\r
2208/// "FACS" Firmware ACPI Control Structure\r
2209///\r
2210#define EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE SIGNATURE_32('F', 'A', 'C', 'S')\r
2211\r
2212///\r
2213/// "FPDT" Firmware Performance Data Table\r
2214///\r
2215#define EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_DATA_TABLE_SIGNATURE SIGNATURE_32('F', 'P', 'D', 'T')\r
2216\r
2217///\r
2218/// "GTDT" Generic Timer Description Table\r
2219///\r
2220#define EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('G', 'T', 'D', 'T')\r
2221\r
2222///\r
2223/// "HEST" Hardware Error Source Table\r
2224///\r
2225#define EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_SIGNATURE SIGNATURE_32('H', 'E', 'S', 'T')\r
2226\r
2227///\r
2228/// "MPST" Memory Power State Table\r
2229///\r
2230#define EFI_ACPI_6_1_MEMORY_POWER_STATE_TABLE_SIGNATURE SIGNATURE_32('M', 'P', 'S', 'T')\r
2231\r
2232///\r
2233/// "MSCT" Maximum System Characteristics Table\r
2234///\r
2235#define EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_SIGNATURE SIGNATURE_32('M', 'S', 'C', 'T')\r
2236\r
2237///\r
2238/// "NFIT" NVDIMM Firmware Interface Table\r
2239///\r
2240#define EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE_STRUCTURE_SIGNATURE SIGNATURE_32('N', 'F', 'I', 'T')\r
2241\r
2242///\r
2243/// "PMTT" Platform Memory Topology Table\r
2244///\r
2245#define EFI_ACPI_6_1_PLATFORM_MEMORY_TOPOLOGY_TABLE_SIGNATURE SIGNATURE_32('P', 'M', 'T', 'T')\r
2246\r
2247///\r
2248/// "PSDT" Persistent System Description Table\r
2249///\r
2250#define EFI_ACPI_6_1_PERSISTENT_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('P', 'S', 'D', 'T')\r
2251\r
2252///\r
2253/// "RASF" ACPI RAS Feature Table\r
2254///\r
2255#define EFI_ACPI_6_1_ACPI_RAS_FEATURE_TABLE_SIGNATURE SIGNATURE_32('R', 'A', 'S', 'F')\r
2256\r
2257///\r
2258/// "RSDT" Root System Description Table\r
2259///\r
2260#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('R', 'S', 'D', 'T')\r
2261\r
2262///\r
2263/// "SBST" Smart Battery Specification Table\r
2264///\r
2265#define EFI_ACPI_6_1_SMART_BATTERY_SPECIFICATION_TABLE_SIGNATURE SIGNATURE_32('S', 'B', 'S', 'T')\r
2266\r
2267///\r
2268/// "SLIT" System Locality Information Table\r
2269///\r
2270#define EFI_ACPI_6_1_SYSTEM_LOCALITY_INFORMATION_TABLE_SIGNATURE SIGNATURE_32('S', 'L', 'I', 'T')\r
2271\r
2272///\r
2273/// "SRAT" System Resource Affinity Table\r
2274///\r
2275#define EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_SIGNATURE SIGNATURE_32('S', 'R', 'A', 'T')\r
2276\r
2277///\r
2278/// "SSDT" Secondary System Description Table\r
2279///\r
2280#define EFI_ACPI_6_1_SECONDARY_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('S', 'S', 'D', 'T')\r
2281\r
2282///\r
2283/// "XSDT" Extended System Description Table\r
2284///\r
2285#define EFI_ACPI_6_1_EXTENDED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('X', 'S', 'D', 'T')\r
2286\r
2287///\r
2288/// "BOOT" MS Simple Boot Spec\r
2289///\r
2290#define EFI_ACPI_6_1_SIMPLE_BOOT_FLAG_TABLE_SIGNATURE SIGNATURE_32('B', 'O', 'O', 'T')\r
2291\r
2292///\r
2293/// "CSRT" MS Core System Resource Table\r
2294///\r
2295#define EFI_ACPI_6_1_CORE_SYSTEM_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('C', 'S', 'R', 'T')\r
2296\r
2297///\r
2298/// "DBG2" MS Debug Port 2 Spec\r
2299///\r
2300#define EFI_ACPI_6_1_DEBUG_PORT_2_TABLE_SIGNATURE SIGNATURE_32('D', 'B', 'G', '2')\r
2301\r
2302///\r
2303/// "DBGP" MS Debug Port Spec\r
2304///\r
2305#define EFI_ACPI_6_1_DEBUG_PORT_TABLE_SIGNATURE SIGNATURE_32('D', 'B', 'G', 'P')\r
2306\r
2307///\r
2308/// "DMAR" DMA Remapping Table\r
2309///\r
2310#define EFI_ACPI_6_1_DMA_REMAPPING_TABLE_SIGNATURE SIGNATURE_32('D', 'M', 'A', 'R')\r
2311\r
2312///\r
2313/// "DRTM" Dynamic Root of Trust for Measurement Table\r
2314///\r
2315#define EFI_ACPI_6_1_DYNAMIC_ROOT_OF_TRUST_FOR_MEASUREMENT_TABLE_SIGNATURE SIGNATURE_32('D', 'R', 'T', 'M')\r
2316\r
2317///\r
2318/// "ETDT" Event Timer Description Table\r
2319///\r
2320#define EFI_ACPI_6_1_EVENT_TIMER_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('E', 'T', 'D', 'T')\r
2321\r
2322///\r
2323/// "HPET" IA-PC High Precision Event Timer Table\r
2324///\r
2325#define EFI_ACPI_6_1_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE SIGNATURE_32('H', 'P', 'E', 'T')\r
2326\r
2327///\r
2328/// "iBFT" iSCSI Boot Firmware Table\r
2329///\r
2330#define EFI_ACPI_6_1_ISCSI_BOOT_FIRMWARE_TABLE_SIGNATURE SIGNATURE_32('i', 'B', 'F', 'T')\r
2331\r
2332///\r
8b2a15fd 2333/// "IORT" I/O Remapping Table\r
f2e4f2fc 2334///\r
8b2a15fd 2335#define EFI_ACPI_6_1_IO_REMAPPING_TABLE_SIGNATURE SIGNATURE_32('I', 'O', 'R', 'T')\r
f2e4f2fc
JY
2336\r
2337///\r
2338/// "IVRS" I/O Virtualization Reporting Structure\r
2339///\r
2340#define EFI_ACPI_6_1_IO_VIRTUALIZATION_REPORTING_STRUCTURE_SIGNATURE SIGNATURE_32('I', 'V', 'R', 'S')\r
2341\r
2342///\r
2343/// "LPIT" Low Power Idle Table\r
2344///\r
2345#define EFI_ACPI_6_1_LOW_POWER_IDLE_TABLE_STRUCTURE_SIGNATURE SIGNATURE_32('L', 'P', 'I', 'T')\r
2346\r
2347///\r
2348/// "MCFG" PCI Express Memory Mapped Configuration Space Base Address Description Table\r
2349///\r
2350#define EFI_ACPI_6_1_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('M', 'C', 'F', 'G')\r
2351\r
2352///\r
2353/// "MCHI" Management Controller Host Interface Table\r
2354///\r
2355#define EFI_ACPI_6_1_MANAGEMENT_CONTROLLER_HOST_INTERFACE_TABLE_SIGNATURE SIGNATURE_32('M', 'C', 'H', 'I')\r
2356\r
2357///\r
2358/// "MSDM" MS Data Management Table\r
2359///\r
2360#define EFI_ACPI_6_1_DATA_MANAGEMENT_TABLE_SIGNATURE SIGNATURE_32('M', 'S', 'D', 'M')\r
2361\r
2362///\r
2363/// "SLIC" MS Software Licensing Table Specification\r
2364///\r
2365#define EFI_ACPI_6_1_SOFTWARE_LICENSING_TABLE_SIGNATURE SIGNATURE_32('S', 'L', 'I', 'C')\r
2366\r
2367///\r
2368/// "SPCR" Serial Port Concole Redirection Table\r
2369///\r
2370#define EFI_ACPI_6_1_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE_SIGNATURE SIGNATURE_32('S', 'P', 'C', 'R')\r
2371\r
2372///\r
2373/// "SPMI" Server Platform Management Interface Table\r
2374///\r
2375#define EFI_ACPI_6_1_SERVER_PLATFORM_MANAGEMENT_INTERFACE_TABLE_SIGNATURE SIGNATURE_32('S', 'P', 'M', 'I')\r
2376\r
2377///\r
2378/// "STAO" _STA Override Table\r
2379///\r
2380#define EFI_ACPI_6_1_STA_OVERRIDE_TABLE_SIGNATURE SIGNATURE_32('S', 'T', 'A', 'O')\r
2381\r
2382///\r
2383/// "TCPA" Trusted Computing Platform Alliance Capabilities Table\r
2384///\r
2385#define EFI_ACPI_6_1_TRUSTED_COMPUTING_PLATFORM_ALLIANCE_CAPABILITIES_TABLE_SIGNATURE SIGNATURE_32('T', 'C', 'P', 'A')\r
2386\r
2387///\r
2388/// "TPM2" Trusted Computing Platform 1 Table\r
2389///\r
2390#define EFI_ACPI_6_1_TRUSTED_COMPUTING_PLATFORM_2_TABLE_SIGNATURE SIGNATURE_32('T', 'P', 'M', '2')\r
2391\r
2392///\r
2393/// "UEFI" UEFI ACPI Data Table\r
2394///\r
2395#define EFI_ACPI_6_1_UEFI_ACPI_DATA_TABLE_SIGNATURE SIGNATURE_32('U', 'E', 'F', 'I')\r
2396\r
2397///\r
2398/// "WAET" Windows ACPI Emulated Devices Table\r
2399///\r
2400#define EFI_ACPI_6_1_WINDOWS_ACPI_EMULATED_DEVICES_TABLE_SIGNATURE SIGNATURE_32('W', 'A', 'E', 'T')\r
2401\r
2402///\r
2403/// "WDAT" Watchdog Action Table\r
2404///\r
2405#define EFI_ACPI_6_1_WATCHDOG_ACTION_TABLE_SIGNATURE SIGNATURE_32('W', 'D', 'A', 'T')\r
2406\r
2407///\r
2408/// "WDRT" Watchdog Resource Table\r
2409///\r
2410#define EFI_ACPI_6_1_WATCHDOG_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('W', 'D', 'R', 'T')\r
2411\r
2412///\r
2413/// "WPBT" MS Platform Binary Table\r
2414///\r
2415#define EFI_ACPI_6_1_PLATFORM_BINARY_TABLE_SIGNATURE SIGNATURE_32('W', 'P', 'B', 'T')\r
2416\r
2417///\r
2418/// "XENV" Xen Project Table\r
2419///\r
2420#define EFI_ACPI_6_1_XEN_PROJECT_TABLE_SIGNATURE SIGNATURE_32('X', 'E', 'N', 'V')\r
2421\r
2422#pragma pack()\r
2423\r
2424#endif\r