]> git.proxmox.com Git - mirror_edk2.git/blame - MdePkg/Include/IndustryStandard/Acpi61.h
projects / mirror_edk2.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
MdePkg: Fix ACPI NFIT GUID definitions
[mirror_edk2.git] / MdePkg / Include / IndustryStandard / Acpi61.h
CommitLineData
f2e4f2fc
JY		 1/** @file \r
2 ACPI 6.1 definitions from the ACPI Specification Revision 6.1 January, 2016.\r
3\r
4 Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
5 This program and the accompanying materials \r
6 are licensed and made available under the terms and conditions of the BSD License \r
7 which accompanies this distribution. The full text of the license may be found at \r
8 http://opensource.org/licenses/bsd-license.php \r
9\r
10 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
11 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
12**/\r
13\r
14#ifndef _ACPI_6_1_H_\r
15#define _ACPI_6_1_H_\r
16\r
17#include <IndustryStandard/Acpi60.h>\r
18\r
19//\r
20// Ensure proper structure formats\r
21//\r
22#pragma pack(1)\r
23\r
24///\r
25/// ACPI 6.1 Generic Address Space definition\r
26///\r
27typedef struct {\r
28 UINT8 AddressSpaceId;\r
29 UINT8 RegisterBitWidth;\r
30 UINT8 RegisterBitOffset;\r
31 UINT8 AccessSize;\r
32 UINT64 Address;\r
33} EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE;\r
34\r
35//\r
36// Generic Address Space Address IDs\r
37//\r
38#define EFI_ACPI_6_1_SYSTEM_MEMORY 0\r
39#define EFI_ACPI_6_1_SYSTEM_IO 1\r
40#define EFI_ACPI_6_1_PCI_CONFIGURATION_SPACE 2\r
41#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER 3\r
42#define EFI_ACPI_6_1_SMBUS 4\r
43#define EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL 0x0A\r
44#define EFI_ACPI_6_1_FUNCTIONAL_FIXED_HARDWARE 0x7F\r
45\r
46//\r
47// Generic Address Space Access Sizes\r
48//\r
49#define EFI_ACPI_6_1_UNDEFINED 0\r
50#define EFI_ACPI_6_1_BYTE 1\r
51#define EFI_ACPI_6_1_WORD 2\r
52#define EFI_ACPI_6_1_DWORD 3\r
53#define EFI_ACPI_6_1_QWORD 4\r
54\r
55//\r
56// ACPI 6.1 table structures\r
57//\r
58\r
59///\r
60/// Root System Description Pointer Structure\r
61///\r
62typedef struct {\r
63 UINT64 Signature;\r
64 UINT8 Checksum;\r
65 UINT8 OemId[6];\r
66 UINT8 Revision;\r
67 UINT32 RsdtAddress;\r
68 UINT32 Length;\r
69 UINT64 XsdtAddress;\r
70 UINT8 ExtendedChecksum;\r
71 UINT8 Reserved[3];\r
72} EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER;\r
73\r
74///\r
75/// RSD_PTR Revision (as defined in ACPI 6.1 spec.)\r
76///\r
77#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER_REVISION 0x02 ///< ACPISpec (Revision 6.1) says current value is 2\r
78\r
79///\r
80/// Common table header, this prefaces all ACPI tables, including FACS, but\r
81/// excluding the RSD PTR structure\r
82///\r
83typedef struct {\r
84 UINT32 Signature;\r
85 UINT32 Length;\r
86} EFI_ACPI_6_1_COMMON_HEADER;\r
87\r
88//\r
89// Root System Description Table\r
90// No definition needed as it is a common description table header, the same with \r
91// EFI_ACPI_DESCRIPTION_HEADER, followed by a variable number of UINT32 table pointers.\r
92//\r
93\r
94///\r
95/// RSDT Revision (as defined in ACPI 6.1 spec.)\r
96///\r
97#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_TABLE_REVISION 0x01\r
98\r
99//\r
100// Extended System Description Table\r
101// No definition needed as it is a common description table header, the same with \r
102// EFI_ACPI_DESCRIPTION_HEADER, followed by a variable number of UINT64 table pointers.\r
103//\r
104\r
105///\r
106/// XSDT Revision (as defined in ACPI 6.1 spec.)\r
107///\r
108#define EFI_ACPI_6_1_EXTENDED_SYSTEM_DESCRIPTION_TABLE_REVISION 0x01\r
109\r
110///\r
111/// Fixed ACPI Description Table Structure (FADT)\r
112///\r
113typedef struct {\r
114 EFI_ACPI_DESCRIPTION_HEADER Header;\r
115 UINT32 FirmwareCtrl;\r
116 UINT32 Dsdt;\r
117 UINT8 Reserved0;\r
118 UINT8 PreferredPmProfile;\r
119 UINT16 SciInt;\r
120 UINT32 SmiCmd;\r
121 UINT8 AcpiEnable;\r
122 UINT8 AcpiDisable;\r
123 UINT8 S4BiosReq;\r
124 UINT8 PstateCnt;\r
125 UINT32 Pm1aEvtBlk;\r
126 UINT32 Pm1bEvtBlk;\r
127 UINT32 Pm1aCntBlk;\r
128 UINT32 Pm1bCntBlk;\r
129 UINT32 Pm2CntBlk;\r
130 UINT32 PmTmrBlk;\r
131 UINT32 Gpe0Blk;\r
132 UINT32 Gpe1Blk;\r
133 UINT8 Pm1EvtLen;\r
134 UINT8 Pm1CntLen;\r
135 UINT8 Pm2CntLen;\r
136 UINT8 PmTmrLen;\r
137 UINT8 Gpe0BlkLen;\r
138 UINT8 Gpe1BlkLen;\r
139 UINT8 Gpe1Base;\r
140 UINT8 CstCnt;\r
141 UINT16 PLvl2Lat;\r
142 UINT16 PLvl3Lat;\r
143 UINT16 FlushSize;\r
144 UINT16 FlushStride;\r
145 UINT8 DutyOffset;\r
146 UINT8 DutyWidth;\r
147 UINT8 DayAlrm;\r
148 UINT8 MonAlrm;\r
149 UINT8 Century;\r
150 UINT16 IaPcBootArch;\r
151 UINT8 Reserved1;\r
152 UINT32 Flags;\r
153 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ResetReg;\r
154 UINT8 ResetValue;\r
155 UINT16 ArmBootArch;\r
156 UINT8 MinorVersion;\r
157 UINT64 XFirmwareCtrl;\r
158 UINT64 XDsdt;\r
159 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1aEvtBlk;\r
160 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1bEvtBlk;\r
161 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1aCntBlk;\r
162 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm1bCntBlk;\r
163 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPm2CntBlk;\r
164 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XPmTmrBlk;\r
165 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XGpe0Blk;\r
166 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE XGpe1Blk;\r
167 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE SleepControlReg;\r
168 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE SleepStatusReg;\r
169 UINT64 HypervisorVendorIdentity;\r
170} EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE;\r
171\r
172///\r
173/// FADT Version (as defined in ACPI 6.1 spec.)\r
174///\r
175#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_REVISION 0x06\r
176#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_MINOR_REVISION 0x01\r
177\r
178//\r
179// Fixed ACPI Description Table Preferred Power Management Profile\r
180//\r
181#define EFI_ACPI_6_1_PM_PROFILE_UNSPECIFIED 0\r
182#define EFI_ACPI_6_1_PM_PROFILE_DESKTOP 1\r
183#define EFI_ACPI_6_1_PM_PROFILE_MOBILE 2\r
184#define EFI_ACPI_6_1_PM_PROFILE_WORKSTATION 3\r
185#define EFI_ACPI_6_1_PM_PROFILE_ENTERPRISE_SERVER 4\r
186#define EFI_ACPI_6_1_PM_PROFILE_SOHO_SERVER 5\r
187#define EFI_ACPI_6_1_PM_PROFILE_APPLIANCE_PC 6\r
188#define EFI_ACPI_6_1_PM_PROFILE_PERFORMANCE_SERVER 7\r
189#define EFI_ACPI_6_1_PM_PROFILE_TABLET 8\r
190\r
191//\r
192// Fixed ACPI Description Table Boot Architecture Flags\r
193// All other bits are reserved and must be set to 0.\r
194//\r
195#define EFI_ACPI_6_1_LEGACY_DEVICES BIT0\r
196#define EFI_ACPI_6_1_8042 BIT1\r
197#define EFI_ACPI_6_1_VGA_NOT_PRESENT BIT2\r
198#define EFI_ACPI_6_1_MSI_NOT_SUPPORTED BIT3\r
199#define EFI_ACPI_6_1_PCIE_ASPM_CONTROLS BIT4\r
200#define EFI_ACPI_6_1_CMOS_RTC_NOT_PRESENT BIT5\r
201\r
202//\r
203// Fixed ACPI Description Table Arm Boot Architecture Flags\r
204// All other bits are reserved and must be set to 0.\r
205//\r
206#define EFI_ACPI_6_1_ARM_PSCI_COMPLIANT BIT0\r
207#define EFI_ACPI_6_1_ARM_PSCI_USE_HVC BIT1\r
208\r
209//\r
210// Fixed ACPI Description Table Fixed Feature Flags\r
211// All other bits are reserved and must be set to 0.\r
212//\r
213#define EFI_ACPI_6_1_WBINVD BIT0\r
214#define EFI_ACPI_6_1_WBINVD_FLUSH BIT1\r
215#define EFI_ACPI_6_1_PROC_C1 BIT2\r
216#define EFI_ACPI_6_1_P_LVL2_UP BIT3\r
217#define EFI_ACPI_6_1_PWR_BUTTON BIT4\r
218#define EFI_ACPI_6_1_SLP_BUTTON BIT5\r
219#define EFI_ACPI_6_1_FIX_RTC BIT6\r
220#define EFI_ACPI_6_1_RTC_S4 BIT7\r
221#define EFI_ACPI_6_1_TMR_VAL_EXT BIT8\r
222#define EFI_ACPI_6_1_DCK_CAP BIT9\r
223#define EFI_ACPI_6_1_RESET_REG_SUP BIT10\r
224#define EFI_ACPI_6_1_SEALED_CASE BIT11\r
225#define EFI_ACPI_6_1_HEADLESS BIT12\r
226#define EFI_ACPI_6_1_CPU_SW_SLP BIT13\r
227#define EFI_ACPI_6_1_PCI_EXP_WAK BIT14\r
228#define EFI_ACPI_6_1_USE_PLATFORM_CLOCK BIT15\r
229#define EFI_ACPI_6_1_S4_RTC_STS_VALID BIT16\r
230#define EFI_ACPI_6_1_REMOTE_POWER_ON_CAPABLE BIT17\r
231#define EFI_ACPI_6_1_FORCE_APIC_CLUSTER_MODEL BIT18\r
232#define EFI_ACPI_6_1_FORCE_APIC_PHYSICAL_DESTINATION_MODE BIT19\r
233#define EFI_ACPI_6_1_HW_REDUCED_ACPI BIT20\r
234#define EFI_ACPI_6_1_LOW_POWER_S0_IDLE_CAPABLE BIT21\r
235\r
236///\r
237/// Firmware ACPI Control Structure\r
238///\r
239typedef struct {\r
240 UINT32 Signature;\r
241 UINT32 Length;\r
242 UINT32 HardwareSignature;\r
243 UINT32 FirmwareWakingVector;\r
244 UINT32 GlobalLock;\r
245 UINT32 Flags;\r
246 UINT64 XFirmwareWakingVector;\r
247 UINT8 Version;\r
248 UINT8 Reserved0[3];\r
249 UINT32 OspmFlags;\r
250 UINT8 Reserved1[24];\r
251} EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE;\r
252\r
253///\r
254/// FACS Version (as defined in ACPI 6.1 spec.)\r
255///\r
256#define EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION 0x02\r
257\r
258///\r
259/// Firmware Control Structure Feature Flags\r
260/// All other bits are reserved and must be set to 0.\r
261///\r
262#define EFI_ACPI_6_1_S4BIOS_F BIT0\r
263#define EFI_ACPI_6_1_64BIT_WAKE_SUPPORTED_F BIT1\r
264\r
265///\r
266/// OSPM Enabled Firmware Control Structure Flags\r
267/// All other bits are reserved and must be set to 0.\r
268///\r
269#define EFI_ACPI_6_1_OSPM_64BIT_WAKE_F BIT0\r
270\r
271//\r
272// Differentiated System Description Table,\r
273// Secondary System Description Table\r
274// and Persistent System Description Table,\r
275// no definition needed as they are common description table header, the same with\r
276// EFI_ACPI_DESCRIPTION_HEADER, followed by a definition block.\r
277//\r
278#define EFI_ACPI_6_1_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_REVISION 0x02\r
279#define EFI_ACPI_6_1_SECONDARY_SYSTEM_DESCRIPTION_TABLE_REVISION 0x02\r
280\r
281///\r
282/// Multiple APIC Description Table header definition. The rest of the table\r
283/// must be defined in a platform specific manner.\r
284///\r
285typedef struct {\r
286 EFI_ACPI_DESCRIPTION_HEADER Header;\r
287 UINT32 LocalApicAddress;\r
288 UINT32 Flags;\r
289} EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER;\r
290\r
291///\r
292/// MADT Revision (as defined in ACPI 6.1 spec.)\r
293///\r
294#define EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION 0x04\r
295\r
296///\r
297/// Multiple APIC Flags\r
298/// All other bits are reserved and must be set to 0.\r
299///\r
300#define EFI_ACPI_6_1_PCAT_COMPAT BIT0\r
301\r
302//\r
303// Multiple APIC Description Table APIC structure types\r
304// All other values between 0x0D and 0x7F are reserved and\r
305// will be ignored by OSPM. 0x80 ~ 0xFF are reserved for OEM.\r
306//\r
307#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC 0x00\r
308#define EFI_ACPI_6_1_IO_APIC 0x01\r
309#define EFI_ACPI_6_1_INTERRUPT_SOURCE_OVERRIDE 0x02\r
310#define EFI_ACPI_6_1_NON_MASKABLE_INTERRUPT_SOURCE 0x03\r
311#define EFI_ACPI_6_1_LOCAL_APIC_NMI 0x04\r
312#define EFI_ACPI_6_1_LOCAL_APIC_ADDRESS_OVERRIDE 0x05\r
313#define EFI_ACPI_6_1_IO_SAPIC 0x06\r
314#define EFI_ACPI_6_1_LOCAL_SAPIC 0x07\r
315#define EFI_ACPI_6_1_PLATFORM_INTERRUPT_SOURCES 0x08\r
316#define EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC 0x09\r
317#define EFI_ACPI_6_1_LOCAL_X2APIC_NMI 0x0A\r
318#define EFI_ACPI_6_1_GIC 0x0B\r
319#define EFI_ACPI_6_1_GICD 0x0C\r
320#define EFI_ACPI_6_1_GIC_MSI_FRAME 0x0D\r
321#define EFI_ACPI_6_1_GICR 0x0E\r
322#define EFI_ACPI_6_1_GIC_ITS 0x0F\r
323\r
324//\r
325// APIC Structure Definitions\r
326//\r
327\r
328///\r
329/// Processor Local APIC Structure Definition\r
330///\r
331typedef struct {\r
332 UINT8 Type;\r
333 UINT8 Length;\r
334 UINT8 AcpiProcessorUid;\r
335 UINT8 ApicId;\r
336 UINT32 Flags;\r
337} EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_STRUCTURE;\r
338\r
339///\r
340/// Local APIC Flags. All other bits are reserved and must be 0.\r
341///\r
342#define EFI_ACPI_6_1_LOCAL_APIC_ENABLED BIT0\r
343\r
344///\r
345/// IO APIC Structure\r
346///\r
347typedef struct {\r
348 UINT8 Type;\r
349 UINT8 Length;\r
350 UINT8 IoApicId;\r
351 UINT8 Reserved;\r
352 UINT32 IoApicAddress;\r
353 UINT32 GlobalSystemInterruptBase;\r
354} EFI_ACPI_6_1_IO_APIC_STRUCTURE;\r
355\r
356///\r
357/// Interrupt Source Override Structure\r
358///\r
359typedef struct {\r
360 UINT8 Type;\r
361 UINT8 Length;\r
362 UINT8 Bus;\r
363 UINT8 Source;\r
364 UINT32 GlobalSystemInterrupt;\r
365 UINT16 Flags;\r
366} EFI_ACPI_6_1_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE;\r
367\r
368///\r
369/// Platform Interrupt Sources Structure Definition\r
370///\r
371typedef struct {\r
372 UINT8 Type;\r
373 UINT8 Length;\r
374 UINT16 Flags;\r
375 UINT8 InterruptType;\r
376 UINT8 ProcessorId;\r
377 UINT8 ProcessorEid;\r
378 UINT8 IoSapicVector;\r
379 UINT32 GlobalSystemInterrupt;\r
380 UINT32 PlatformInterruptSourceFlags;\r
381 UINT8 CpeiProcessorOverride;\r
382 UINT8 Reserved[31];\r
383} EFI_ACPI_6_1_PLATFORM_INTERRUPT_APIC_STRUCTURE;\r
384\r
385//\r
386// MPS INTI flags.\r
387// All other bits are reserved and must be set to 0.\r
388//\r
389#define EFI_ACPI_6_1_POLARITY (3 << 0)\r
390#define EFI_ACPI_6_1_TRIGGER_MODE (3 << 2)\r
391\r
392///\r
393/// Non-Maskable Interrupt Source Structure\r
394///\r
395typedef struct {\r
396 UINT8 Type;\r
397 UINT8 Length;\r
398 UINT16 Flags;\r
399 UINT32 GlobalSystemInterrupt;\r
400} EFI_ACPI_6_1_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE;\r
401\r
402///\r
403/// Local APIC NMI Structure\r
404///\r
405typedef struct {\r
406 UINT8 Type;\r
407 UINT8 Length;\r
408 UINT8 AcpiProcessorUid;\r
409 UINT16 Flags;\r
410 UINT8 LocalApicLint;\r
411} EFI_ACPI_6_1_LOCAL_APIC_NMI_STRUCTURE;\r
412\r
413///\r
414/// Local APIC Address Override Structure\r
415///\r
416typedef struct {\r
417 UINT8 Type;\r
418 UINT8 Length;\r
419 UINT16 Reserved;\r
420 UINT64 LocalApicAddress;\r
421} EFI_ACPI_6_1_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE;\r
422\r
423///\r
424/// IO SAPIC Structure\r
425///\r
426typedef struct {\r
427 UINT8 Type;\r
428 UINT8 Length;\r
429 UINT8 IoApicId;\r
430 UINT8 Reserved;\r
431 UINT32 GlobalSystemInterruptBase;\r
432 UINT64 IoSapicAddress;\r
433} EFI_ACPI_6_1_IO_SAPIC_STRUCTURE;\r
434\r
435///\r
436/// Local SAPIC Structure\r
437/// This struct followed by a null-terminated ASCII string - ACPI Processor UID String\r
438///\r
439typedef struct {\r
440 UINT8 Type;\r
441 UINT8 Length;\r
442 UINT8 AcpiProcessorId;\r
443 UINT8 LocalSapicId;\r
444 UINT8 LocalSapicEid;\r
445 UINT8 Reserved[3];\r
446 UINT32 Flags;\r
447 UINT32 ACPIProcessorUIDValue;\r
448} EFI_ACPI_6_1_PROCESSOR_LOCAL_SAPIC_STRUCTURE;\r
449\r
450///\r
451/// Platform Interrupt Sources Structure\r
452///\r
453typedef struct {\r
454 UINT8 Type;\r
455 UINT8 Length;\r
456 UINT16 Flags;\r
457 UINT8 InterruptType;\r
458 UINT8 ProcessorId;\r
459 UINT8 ProcessorEid;\r
460 UINT8 IoSapicVector;\r
461 UINT32 GlobalSystemInterrupt;\r
462 UINT32 PlatformInterruptSourceFlags;\r
463} EFI_ACPI_6_1_PLATFORM_INTERRUPT_SOURCES_STRUCTURE;\r
464\r
465///\r
466/// Platform Interrupt Source Flags.\r
467/// All other bits are reserved and must be set to 0.\r
468///\r
469#define EFI_ACPI_6_1_CPEI_PROCESSOR_OVERRIDE BIT0\r
470\r
471///\r
472/// Processor Local x2APIC Structure Definition\r
473///\r
474typedef struct {\r
475 UINT8 Type;\r
476 UINT8 Length;\r
477 UINT8 Reserved[2];\r
478 UINT32 X2ApicId;\r
479 UINT32 Flags;\r
480 UINT32 AcpiProcessorUid;\r
481} EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_STRUCTURE;\r
482\r
483///\r
484/// Local x2APIC NMI Structure\r
485///\r
486typedef struct {\r
487 UINT8 Type;\r
488 UINT8 Length;\r
489 UINT16 Flags;\r
490 UINT32 AcpiProcessorUid;\r
491 UINT8 LocalX2ApicLint;\r
492 UINT8 Reserved[3];\r
493} EFI_ACPI_6_1_LOCAL_X2APIC_NMI_STRUCTURE;\r
494\r
495///\r
496/// GIC Structure\r
497///\r
498typedef struct {\r
499 UINT8 Type;\r
500 UINT8 Length;\r
501 UINT16 Reserved;\r
502 UINT32 CPUInterfaceNumber;\r
503 UINT32 AcpiProcessorUid;\r
504 UINT32 Flags;\r
505 UINT32 ParkingProtocolVersion;\r
506 UINT32 PerformanceInterruptGsiv;\r
507 UINT64 ParkedAddress;\r
508 UINT64 PhysicalBaseAddress;\r
509 UINT64 GICV;\r
510 UINT64 GICH;\r
511 UINT32 VGICMaintenanceInterrupt;\r
512 UINT64 GICRBaseAddress;\r
513 UINT64 MPIDR;\r
514 UINT8 ProcessorPowerEfficiencyClass;\r
515 UINT8 Reserved2[3];\r
516} EFI_ACPI_6_1_GIC_STRUCTURE;\r
517\r
518///\r
519/// GIC Flags. All other bits are reserved and must be 0.\r
520///\r
521#define EFI_ACPI_6_1_GIC_ENABLED BIT0\r
522#define EFI_ACPI_6_1_PERFORMANCE_INTERRUPT_MODEL BIT1\r
523#define EFI_ACPI_6_1_VGIC_MAINTENANCE_INTERRUPT_MODE_FLAGS BIT2\r
524\r
525///\r
526/// GIC Distributor Structure\r
527///\r
528typedef struct {\r
529 UINT8 Type;\r
530 UINT8 Length;\r
531 UINT16 Reserved1;\r
532 UINT32 GicId;\r
533 UINT64 PhysicalBaseAddress;\r
534 UINT32 SystemVectorBase;\r
535 UINT8 GicVersion;\r
536 UINT8 Reserved2[3];\r
537} EFI_ACPI_6_1_GIC_DISTRIBUTOR_STRUCTURE;\r
538\r
539///\r
540/// GIC Version\r
541///\r
542#define EFI_ACPI_6_1_GIC_V1 0x01\r
543#define EFI_ACPI_6_1_GIC_V2 0x02\r
544#define EFI_ACPI_6_1_GIC_V3 0x03\r
545#define EFI_ACPI_6_1_GIC_V4 0x04\r
546\r
547///\r
548/// GIC MSI Frame Structure\r
549///\r
550typedef struct {\r
551 UINT8 Type;\r
552 UINT8 Length;\r
553 UINT16 Reserved1;\r
554 UINT32 GicMsiFrameId;\r
555 UINT64 PhysicalBaseAddress;\r
556 UINT32 Flags;\r
557 UINT16 SPICount;\r
558 UINT16 SPIBase;\r
559} EFI_ACPI_6_1_GIC_MSI_FRAME_STRUCTURE;\r
560\r
561///\r
562/// GIC MSI Frame Flags. All other bits are reserved and must be 0.\r
563///\r
564#define EFI_ACPI_6_1_SPI_COUNT_BASE_SELECT BIT0\r
565\r
566///\r
567/// GICR Structure\r
568///\r
569typedef struct {\r
570 UINT8 Type;\r
571 UINT8 Length;\r
572 UINT16 Reserved;\r
573 UINT64 DiscoveryRangeBaseAddress;\r
574 UINT32 DiscoveryRangeLength;\r
575} EFI_ACPI_6_1_GICR_STRUCTURE;\r
576\r
577///\r
578/// GIC Interrupt Translation Service Structure\r
579///\r
580typedef struct {\r
581 UINT8 Type;\r
582 UINT8 Length;\r
583 UINT16 Reserved;\r
584 UINT32 GicItsId;\r
585 UINT64 PhysicalBaseAddress;\r
586 UINT32 Reserved2;\r
587} EFI_ACPI_6_1_GIC_ITS_STRUCTURE;\r
588\r
589///\r
590/// Smart Battery Description Table (SBST)\r
591///\r
592typedef struct {\r
593 EFI_ACPI_DESCRIPTION_HEADER Header;\r
594 UINT32 WarningEnergyLevel;\r
595 UINT32 LowEnergyLevel;\r
596 UINT32 CriticalEnergyLevel;\r
597} EFI_ACPI_6_1_SMART_BATTERY_DESCRIPTION_TABLE;\r
598\r
599///\r
600/// SBST Version (as defined in ACPI 6.1 spec.)\r
601///\r
602#define EFI_ACPI_6_1_SMART_BATTERY_DESCRIPTION_TABLE_REVISION 0x01\r
603\r
604///\r
605/// Embedded Controller Boot Resources Table (ECDT)\r
606/// The table is followed by a null terminated ASCII string that contains\r
607/// a fully qualified reference to the name space object.\r
608///\r
609typedef struct {\r
610 EFI_ACPI_DESCRIPTION_HEADER Header;\r
611 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE EcControl;\r
612 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE EcData;\r
613 UINT32 Uid;\r
614 UINT8 GpeBit;\r
615} EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE;\r
616\r
617///\r
618/// ECDT Version (as defined in ACPI 6.1 spec.)\r
619///\r
620#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_REVISION 0x01\r
621\r
622///\r
623/// System Resource Affinity Table (SRAT). The rest of the table\r
624/// must be defined in a platform specific manner.\r
625///\r
626typedef struct {\r
627 EFI_ACPI_DESCRIPTION_HEADER Header;\r
628 UINT32 Reserved1; ///< Must be set to 1\r
629 UINT64 Reserved2;\r
630} EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_HEADER;\r
631\r
632///\r
633/// SRAT Version (as defined in ACPI 6.1 spec.)\r
634///\r
635#define EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_REVISION 0x03\r
636\r
637//\r
638// SRAT structure types.\r
639// All other values between 0x04 an 0xFF are reserved and\r
640// will be ignored by OSPM.\r
641//\r
642#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_AFFINITY 0x00\r
643#define EFI_ACPI_6_1_MEMORY_AFFINITY 0x01\r
644#define EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_AFFINITY 0x02\r
645#define EFI_ACPI_6_1_GICC_AFFINITY 0x03\r
646\r
647///\r
648/// Processor Local APIC/SAPIC Affinity Structure Definition\r
649///\r
650typedef struct {\r
651 UINT8 Type;\r
652 UINT8 Length;\r
653 UINT8 ProximityDomain7To0;\r
654 UINT8 ApicId;\r
655 UINT32 Flags;\r
656 UINT8 LocalSapicEid;\r
657 UINT8 ProximityDomain31To8[3];\r
658 UINT32 ClockDomain;\r
659} EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_AFFINITY_STRUCTURE;\r
660\r
661///\r
662/// Local APIC/SAPIC Flags. All other bits are reserved and must be 0.\r
663///\r
664#define EFI_ACPI_6_1_PROCESSOR_LOCAL_APIC_SAPIC_ENABLED (1 << 0)\r
665\r
666///\r
667/// Memory Affinity Structure Definition\r
668///\r
669typedef struct {\r
670 UINT8 Type;\r
671 UINT8 Length;\r
672 UINT32 ProximityDomain;\r
673 UINT16 Reserved1;\r
674 UINT32 AddressBaseLow;\r
675 UINT32 AddressBaseHigh;\r
676 UINT32 LengthLow;\r
677 UINT32 LengthHigh;\r
678 UINT32 Reserved2;\r
679 UINT32 Flags;\r
680 UINT64 Reserved3;\r
681} EFI_ACPI_6_1_MEMORY_AFFINITY_STRUCTURE;\r
682\r
683//\r
684// Memory Flags. All other bits are reserved and must be 0.\r
685//\r
686#define EFI_ACPI_6_1_MEMORY_ENABLED (1 << 0)\r
687#define EFI_ACPI_6_1_MEMORY_HOT_PLUGGABLE (1 << 1)\r
688#define EFI_ACPI_6_1_MEMORY_NONVOLATILE (1 << 2)\r
689\r
690///\r
691/// Processor Local x2APIC Affinity Structure Definition\r
692///\r
693typedef struct {\r
694 UINT8 Type;\r
695 UINT8 Length;\r
696 UINT8 Reserved1[2];\r
697 UINT32 ProximityDomain;\r
698 UINT32 X2ApicId;\r
699 UINT32 Flags;\r
700 UINT32 ClockDomain;\r
701 UINT8 Reserved2[4];\r
702} EFI_ACPI_6_1_PROCESSOR_LOCAL_X2APIC_AFFINITY_STRUCTURE;\r
703\r
704///\r
705/// GICC Affinity Structure Definition\r
706///\r
707typedef struct {\r
708 UINT8 Type;\r
709 UINT8 Length;\r
710 UINT32 ProximityDomain;\r
711 UINT32 AcpiProcessorUid;\r
712 UINT32 Flags;\r
713 UINT32 ClockDomain;\r
714} EFI_ACPI_6_1_GICC_AFFINITY_STRUCTURE;\r
715\r
716///\r
717/// GICC Flags. All other bits are reserved and must be 0.\r
718///\r
719#define EFI_ACPI_6_1_GICC_ENABLED (1 << 0)\r
720\r
721///\r
722/// System Locality Distance Information Table (SLIT).\r
723/// The rest of the table is a matrix.\r
724///\r
725typedef struct {\r
726 EFI_ACPI_DESCRIPTION_HEADER Header;\r
727 UINT64 NumberOfSystemLocalities;\r
728} EFI_ACPI_6_1_SYSTEM_LOCALITY_DISTANCE_INFORMATION_TABLE_HEADER;\r
729\r
730///\r
731/// SLIT Version (as defined in ACPI 6.1 spec.)\r
732///\r
733#define EFI_ACPI_6_1_SYSTEM_LOCALITY_DISTANCE_INFORMATION_TABLE_REVISION 0x01\r
734\r
735///\r
736/// Corrected Platform Error Polling Table (CPEP)\r
737///\r
738typedef struct {\r
739 EFI_ACPI_DESCRIPTION_HEADER Header;\r
740 UINT8 Reserved[8];\r
741} EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_HEADER;\r
742\r
743///\r
744/// CPEP Version (as defined in ACPI 6.1 spec.)\r
745///\r
746#define EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_REVISION 0x01\r
747\r
748//\r
749// CPEP processor structure types.\r
750//\r
751#define EFI_ACPI_6_1_CPEP_PROCESSOR_APIC_SAPIC 0x00\r
752\r
753///\r
754/// Corrected Platform Error Polling Processor Structure Definition\r
755///\r
756typedef struct {\r
757 UINT8 Type;\r
758 UINT8 Length;\r
759 UINT8 ProcessorId;\r
760 UINT8 ProcessorEid;\r
761 UINT32 PollingInterval;\r
762} EFI_ACPI_6_1_CPEP_PROCESSOR_APIC_SAPIC_STRUCTURE;\r
763\r
764///\r
765/// Maximum System Characteristics Table (MSCT)\r
766///\r
767typedef struct {\r
768 EFI_ACPI_DESCRIPTION_HEADER Header;\r
769 UINT32 OffsetProxDomInfo;\r
770 UINT32 MaximumNumberOfProximityDomains;\r
771 UINT32 MaximumNumberOfClockDomains;\r
772 UINT64 MaximumPhysicalAddress;\r
773} EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_HEADER;\r
774\r
775///\r
776/// MSCT Version (as defined in ACPI 6.1 spec.)\r
777///\r
778#define EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_REVISION 0x01\r
779\r
780///\r
781/// Maximum Proximity Domain Information Structure Definition\r
782///\r
783typedef struct {\r
784 UINT8 Revision;\r
785 UINT8 Length;\r
786 UINT32 ProximityDomainRangeLow;\r
787 UINT32 ProximityDomainRangeHigh;\r
788 UINT32 MaximumProcessorCapacity;\r
789 UINT64 MaximumMemoryCapacity;\r
790} EFI_ACPI_6_1_MAXIMUM_PROXIMITY_DOMAIN_INFORMATION_STRUCTURE;\r
791\r
792///\r
793/// ACPI RAS Feature Table definition.\r
794///\r
795typedef struct {\r
796 EFI_ACPI_DESCRIPTION_HEADER Header;\r
797 UINT8 PlatformCommunicationChannelIdentifier[12];\r
798} EFI_ACPI_6_1_RAS_FEATURE_TABLE;\r
799\r
800///\r
801/// RASF Version (as defined in ACPI 6.1 spec.)\r
802///\r
803#define EFI_ACPI_6_1_RAS_FEATURE_TABLE_REVISION 0x01\r
804\r
805///\r
806/// ACPI RASF Platform Communication Channel Shared Memory Region definition.\r
807///\r
808typedef struct {\r
809 UINT32 Signature;\r
810 UINT16 Command;\r
811 UINT16 Status;\r
812 UINT16 Version;\r
813 UINT8 RASCapabilities[16];\r
814 UINT8 SetRASCapabilities[16];\r
815 UINT16 NumberOfRASFParameterBlocks;\r
816 UINT32 SetRASCapabilitiesStatus;\r
817} EFI_ACPI_6_1_RASF_PLATFORM_COMMUNICATION_CHANNEL_SHARED_MEMORY_REGION;\r
818\r
819///\r
820/// ACPI RASF PCC command code\r
821///\r
822#define EFI_ACPI_6_1_RASF_PCC_COMMAND_CODE_EXECUTE_RASF_COMMAND 0x01\r
823\r
824///\r
825/// ACPI RASF Platform RAS Capabilities\r
826///\r
827#define EFI_ACPI_6_1_RASF_PLATFORM_RAS_CAPABILITY_HARDWARE_BASED_PATROL_SCRUB_SUPPOTED 0x01\r
828#define EFI_ACPI_6_1_RASF_PLATFORM_RAS_CAPABILITY_HARDWARE_BASED_PATROL_SCRUB_SUPPOTED_AND_EXPOSED_TO_SOFTWARE 0x02\r
829\r
830///\r
831/// ACPI RASF Parameter Block structure for PATROL_SCRUB\r
832///\r
833typedef struct {\r
834 UINT16 Type;\r
835 UINT16 Version;\r
836 UINT16 Length;\r
837 UINT16 PatrolScrubCommand;\r
838 UINT64 RequestedAddressRange[2];\r
839 UINT64 ActualAddressRange[2];\r
840 UINT16 Flags;\r
841 UINT8 RequestedSpeed;\r
842} EFI_ACPI_6_1_RASF_PATROL_SCRUB_PLATFORM_BLOCK_STRUCTURE;\r
843\r
844///\r
845/// ACPI RASF Patrol Scrub command\r
846///\r
847#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_GET_PATROL_PARAMETERS 0x01\r
848#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_START_PATROL_SCRUBBER 0x02\r
849#define EFI_ACPI_6_1_RASF_PATROL_SCRUB_COMMAND_STOP_PATROL_SCRUBBER 0x03\r
850\r
851///\r
852/// Memory Power State Table definition.\r
853///\r
854typedef struct {\r
855 EFI_ACPI_DESCRIPTION_HEADER Header;\r
856 UINT8 PlatformCommunicationChannelIdentifier;\r
857 UINT8 Reserved[3];\r
858// Memory Power Node Structure\r
859// Memory Power State Characteristics\r
860} EFI_ACPI_6_1_MEMORY_POWER_STATUS_TABLE;\r
861\r
862///\r
863/// MPST Version (as defined in ACPI 6.1 spec.)\r
864///\r
865#define EFI_ACPI_6_1_MEMORY_POWER_STATE_TABLE_REVISION 0x01\r
866\r
867///\r
868/// MPST Platform Communication Channel Shared Memory Region definition.\r
869///\r
870typedef struct {\r
871 UINT32 Signature;\r
872 UINT16 Command;\r
873 UINT16 Status;\r
874 UINT32 MemoryPowerCommandRegister;\r
875 UINT32 MemoryPowerStatusRegister;\r
876 UINT32 PowerStateId;\r
877 UINT32 MemoryPowerNodeId;\r
878 UINT64 MemoryEnergyConsumed;\r
879 UINT64 ExpectedAveragePowerComsuned;\r
880} EFI_ACPI_6_1_MPST_PLATFORM_COMMUNICATION_CHANNEL_SHARED_MEMORY_REGION;\r
881\r
882///\r
883/// ACPI MPST PCC command code\r
884///\r
885#define EFI_ACPI_6_1_MPST_PCC_COMMAND_CODE_EXECUTE_MPST_COMMAND 0x03\r
886\r
887///\r
888/// ACPI MPST Memory Power command\r
889///\r
890#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_MEMORY_POWER_STATE 0x01\r
891#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_SET_MEMORY_POWER_STATE 0x02\r
892#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_AVERAGE_POWER_CONSUMED 0x03\r
893#define EFI_ACPI_6_1_MPST_MEMORY_POWER_COMMAND_GET_MEMORY_ENERGY_CONSUMED 0x04\r
894\r
895///\r
896/// MPST Memory Power Node Table\r
897///\r
898typedef struct {\r
899 UINT8 PowerStateValue;\r
900 UINT8 PowerStateInformationIndex;\r
901} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE;\r
902\r
903typedef struct {\r
904 UINT8 Flag;\r
905 UINT8 Reserved;\r
906 UINT16 MemoryPowerNodeId;\r
907 UINT32 Length;\r
908 UINT64 AddressBase;\r
909 UINT64 AddressLength;\r
910 UINT32 NumberOfPowerStates;\r
911 UINT32 NumberOfPhysicalComponents;\r
912//EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE MemoryPowerState[NumberOfPowerStates];\r
913//UINT16 PhysicalComponentIdentifier[NumberOfPhysicalComponents];\r
914} EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE;\r
915\r
916#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_ENABLE 0x01\r
917#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_POWER_MANAGED 0x02\r
918#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STRUCTURE_FLAG_HOT_PLUGGABLE 0x04\r
919\r
920typedef struct {\r
921 UINT16 MemoryPowerNodeCount;\r
922 UINT8 Reserved[2];\r
923} EFI_ACPI_6_1_MPST_MEMORY_POWER_NODE_TABLE;\r
924\r
925///\r
926/// MPST Memory Power State Characteristics Table\r
927///\r
928typedef struct {\r
929 UINT8 PowerStateStructureID;\r
930 UINT8 Flag;\r
931 UINT16 Reserved;\r
932 UINT32 AveragePowerConsumedInMPS0;\r
933 UINT32 RelativePowerSavingToMPS0;\r
934 UINT64 ExitLatencyToMPS0;\r
935} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE;\r
936\r
937#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_MEMORY_CONTENT_PRESERVED 0x01\r
938#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_AUTONOMOUS_MEMORY_POWER_STATE_ENTRY 0x02\r
939#define EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_STRUCTURE_FLAG_AUTONOMOUS_MEMORY_POWER_STATE_EXIT 0x04\r
940\r
941typedef struct {\r
942 UINT16 MemoryPowerStateCharacteristicsCount;\r
943 UINT8 Reserved[2];\r
944} EFI_ACPI_6_1_MPST_MEMORY_POWER_STATE_CHARACTERISTICS_TABLE;\r
945\r
946///\r
947/// Memory Topology Table definition.\r
948///\r
949typedef struct {\r
950 EFI_ACPI_DESCRIPTION_HEADER Header;\r
951 UINT32 Reserved;\r
952} EFI_ACPI_6_1_MEMORY_TOPOLOGY_TABLE;\r
953\r
954///\r
955/// PMTT Version (as defined in ACPI 6.1 spec.)\r
956///\r
957#define EFI_ACPI_6_1_MEMORY_TOPOLOGY_TABLE_REVISION 0x01\r
958\r
959///\r
960/// Common Memory Aggregator Device Structure.\r
961///\r
962typedef struct {\r
963 UINT8 Type;\r
964 UINT8 Reserved;\r
965 UINT16 Length;\r
966 UINT16 Flags;\r
967 UINT16 Reserved1;\r
968} EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
969\r
970///\r
971/// Memory Aggregator Device Type\r
972///\r
973#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_SOCKET 0x1\r
974#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_MEMORY_CONTROLLER 0x2\r
975#define EFI_ACPI_6_1_PMMT_MEMORY_AGGREGATOR_DEVICE_TYPE_DIMM 0x3\r
976\r
977///\r
978/// Socket Memory Aggregator Device Structure.\r
979///\r
980typedef struct {\r
981 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
982 UINT16 SocketIdentifier;\r
983 UINT16 Reserved;\r
984//EFI_ACPI_6_1_PMMT_MEMORY_CONTROLLER_MEMORY_AGGREGATOR_DEVICE_STRUCTURE MemoryController[];\r
985} EFI_ACPI_6_1_PMMT_SOCKET_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
986\r
987///\r
988/// MemoryController Memory Aggregator Device Structure.\r
989///\r
990typedef struct {\r
991 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
992 UINT32 ReadLatency;\r
993 UINT32 WriteLatency;\r
994 UINT32 ReadBandwidth;\r
995 UINT32 WriteBandwidth;\r
996 UINT16 OptimalAccessUnit;\r
997 UINT16 OptimalAccessAlignment;\r
998 UINT16 Reserved;\r
999 UINT16 NumberOfProximityDomains;\r
1000//UINT32 ProximityDomain[NumberOfProximityDomains];\r
1001//EFI_ACPI_6_1_PMMT_DIMM_MEMORY_AGGREGATOR_DEVICE_STRUCTURE PhysicalComponent[];\r
1002} EFI_ACPI_6_1_PMMT_MEMORY_CONTROLLER_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
1003\r
1004///\r
1005/// DIMM Memory Aggregator Device Structure.\r
1006///\r
1007typedef struct {\r
1008 EFI_ACPI_6_1_PMMT_COMMON_MEMORY_AGGREGATOR_DEVICE_STRUCTURE Header;\r
1009 UINT16 PhysicalComponentIdentifier;\r
1010 UINT16 Reserved;\r
1011 UINT32 SizeOfDimm;\r
1012 UINT32 SmbiosHandle;\r
1013} EFI_ACPI_6_1_PMMT_DIMM_MEMORY_AGGREGATOR_DEVICE_STRUCTURE;\r
1014\r
1015///\r
1016/// Boot Graphics Resource Table definition.\r
1017///\r
1018typedef struct {\r
1019 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1020 ///\r
1021 /// 2-bytes (16 bit) version ID. This value must be 1.\r
1022 ///\r
1023 UINT16 Version;\r
1024 ///\r
1025 /// 1-byte status field indicating current status about the table.\r
1026 /// Bits[7:1] = Reserved (must be zero)\r
1027 /// Bit [0] = Valid. A one indicates the boot image graphic is valid.\r
1028 ///\r
1029 UINT8 Status;\r
1030 ///\r
1031 /// 1-byte enumerated type field indicating format of the image.\r
1032 /// 0 = Bitmap\r
1033 /// 1 - 255 Reserved (for future use)\r
1034 ///\r
1035 UINT8 ImageType;\r
1036 ///\r
1037 /// 8-byte (64 bit) physical address pointing to the firmware's in-memory copy\r
1038 /// of the image bitmap.\r
1039 ///\r
1040 UINT64 ImageAddress;\r
1041 ///\r
1042 /// A 4-byte (32-bit) unsigned long describing the display X-offset of the boot image.\r
1043 /// (X, Y) display offset of the top left corner of the boot image.\r
1044 /// The top left corner of the display is at offset (0, 0).\r
1045 ///\r
1046 UINT32 ImageOffsetX;\r
1047 ///\r
1048 /// A 4-byte (32-bit) unsigned long describing the display Y-offset of the boot image.\r
1049 /// (X, Y) display offset of the top left corner of the boot image.\r
1050 /// The top left corner of the display is at offset (0, 0).\r
1051 ///\r
1052 UINT32 ImageOffsetY;\r
1053} EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE;\r
1054\r
1055///\r
1056/// BGRT Revision\r
1057///\r
1058#define EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE_REVISION 1\r
1059\r
1060///\r
1061/// BGRT Version\r
1062///\r
1063#define EFI_ACPI_6_1_BGRT_VERSION 0x01\r
1064\r
1065///\r
1066/// BGRT Status\r
1067///\r
1068#define EFI_ACPI_6_1_BGRT_STATUS_NOT_DISPLAYED 0x00\r
1069#define EFI_ACPI_6_1_BGRT_STATUS_DISPLAYED 0x01\r
1070\r
1071///\r
1072/// BGRT Image Type\r
1073///\r
1074#define EFI_ACPI_6_1_BGRT_IMAGE_TYPE_BMP 0x00\r
1075\r
1076///\r
1077/// FPDT Version (as defined in ACPI 6.1 spec.)\r
1078///\r
1079#define EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_DATA_TABLE_REVISION 0x01\r
1080\r
1081///\r
1082/// FPDT Performance Record Types\r
1083///\r
1084#define EFI_ACPI_6_1_FPDT_RECORD_TYPE_FIRMWARE_BASIC_BOOT_POINTER 0x0000\r
1085#define EFI_ACPI_6_1_FPDT_RECORD_TYPE_S3_PERFORMANCE_TABLE_POINTER 0x0001\r
1086\r
1087///\r
1088/// FPDT Performance Record Revision\r
1089///\r
1090#define EFI_ACPI_6_1_FPDT_RECORD_REVISION_FIRMWARE_BASIC_BOOT_POINTER 0x01\r
1091#define EFI_ACPI_6_1_FPDT_RECORD_REVISION_S3_PERFORMANCE_TABLE_POINTER 0x01\r
1092\r
1093///\r
1094/// FPDT Runtime Performance Record Types\r
1095///\r
1096#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_S3_RESUME 0x0000\r
1097#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_S3_SUSPEND 0x0001\r
1098#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_TYPE_FIRMWARE_BASIC_BOOT 0x0002\r
1099\r
1100///\r
1101/// FPDT Runtime Performance Record Revision\r
1102///\r
1103#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_S3_RESUME 0x01\r
1104#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_S3_SUSPEND 0x01\r
1105#define EFI_ACPI_6_1_FPDT_RUNTIME_RECORD_REVISION_FIRMWARE_BASIC_BOOT 0x02\r
1106\r
1107///\r
1108/// FPDT Performance Record header\r
1109///\r
1110typedef struct {\r
1111 UINT16 Type;\r
1112 UINT8 Length;\r
1113 UINT8 Revision;\r
1114} EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER;\r
1115\r
1116///\r
1117/// FPDT Performance Table header\r
1118///\r
1119typedef struct {\r
1120 UINT32 Signature;\r
1121 UINT32 Length;\r
1122} EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER;\r
1123\r
1124///\r
1125/// FPDT Firmware Basic Boot Performance Pointer Record Structure\r
1126///\r
1127typedef struct {\r
1128 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1129 UINT32 Reserved;\r
1130 ///\r
1131 /// 64-bit processor-relative physical address of the Basic Boot Performance Table.\r
1132 ///\r
1133 UINT64 BootPerformanceTablePointer;\r
1134} EFI_ACPI_6_1_FPDT_BOOT_PERFORMANCE_TABLE_POINTER_RECORD;\r
1135\r
1136///\r
1137/// FPDT S3 Performance Table Pointer Record Structure\r
1138///\r
1139typedef struct {\r
1140 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1141 UINT32 Reserved;\r
1142 ///\r
1143 /// 64-bit processor-relative physical address of the S3 Performance Table.\r
1144 ///\r
1145 UINT64 S3PerformanceTablePointer;\r
1146} EFI_ACPI_6_1_FPDT_S3_PERFORMANCE_TABLE_POINTER_RECORD;\r
1147\r
1148///\r
1149/// FPDT Firmware Basic Boot Performance Record Structure\r
1150///\r
1151typedef struct {\r
1152 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1153 UINT32 Reserved;\r
1154 ///\r
1155 /// Timer value logged at the beginning of firmware image execution.\r
1156 /// This may not always be zero or near zero.\r
1157 ///\r
1158 UINT64 ResetEnd;\r
1159 ///\r
1160 /// Timer value logged just prior to loading the OS boot loader into memory.\r
1161 /// For non-UEFI compatible boots, this field must be zero.\r
1162 ///\r
1163 UINT64 OsLoaderLoadImageStart;\r
1164 ///\r
1165 /// Timer value logged just prior to launching the previously loaded OS boot loader image.\r
1166 /// For non-UEFI compatible boots, the timer value logged will be just prior\r
1167 /// to the INT 19h handler invocation.\r
1168 ///\r
1169 UINT64 OsLoaderStartImageStart;\r
1170 ///\r
1171 /// Timer value logged at the point when the OS loader calls the\r
1172 /// ExitBootServices function for UEFI compatible firmware.\r
1173 /// For non-UEFI compatible boots, this field must be zero.\r
1174 ///\r
1175 UINT64 ExitBootServicesEntry;\r
1176 ///\r
1177 /// Timer value logged at the point just prior towhen the OS loader gaining\r
1178 /// control back from calls the ExitBootServices function for UEFI compatible firmware.\r
1179 /// For non-UEFI compatible boots, this field must be zero.\r
1180 ///\r
1181 UINT64 ExitBootServicesExit;\r
1182} EFI_ACPI_6_1_FPDT_FIRMWARE_BASIC_BOOT_RECORD;\r
1183\r
1184///\r
1185/// FPDT Firmware Basic Boot Performance Table signature\r
1186///\r
1187#define EFI_ACPI_6_1_FPDT_BOOT_PERFORMANCE_TABLE_SIGNATURE SIGNATURE_32('F', 'B', 'P', 'T')\r
1188\r
1189//\r
1190// FPDT Firmware Basic Boot Performance Table\r
1191//\r
1192typedef struct {\r
1193 EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER Header;\r
1194 //\r
1195 // one or more Performance Records.\r
1196 //\r
1197} EFI_ACPI_6_1_FPDT_FIRMWARE_BASIC_BOOT_TABLE;\r
1198\r
1199///\r
1200/// FPDT "S3PT" S3 Performance Table\r
1201///\r
1202#define EFI_ACPI_6_1_FPDT_S3_PERFORMANCE_TABLE_SIGNATURE SIGNATURE_32('S', '3', 'P', 'T')\r
1203\r
1204//\r
1205// FPDT Firmware S3 Boot Performance Table\r
1206//\r
1207typedef struct {\r
1208 EFI_ACPI_6_1_FPDT_PERFORMANCE_TABLE_HEADER Header;\r
1209 //\r
1210 // one or more Performance Records.\r
1211 //\r
1212} EFI_ACPI_6_1_FPDT_FIRMWARE_S3_BOOT_TABLE;\r
1213\r
1214///\r
1215/// FPDT Basic S3 Resume Performance Record\r
1216///\r
1217typedef struct {\r
1218 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1219 ///\r
1220 /// A count of the number of S3 resume cycles since the last full boot sequence.\r
1221 ///\r
1222 UINT32 ResumeCount;\r
1223 ///\r
1224 /// Timer recorded at the end of BIOS S3 resume, just prior to handoff to the\r
1225 /// OS waking vector. Only the most recent resume cycle's time is retained.\r
1226 ///\r
1227 UINT64 FullResume;\r
1228 ///\r
1229 /// Average timer value of all resume cycles logged since the last full boot\r
1230 /// sequence, including the most recent resume. Note that the entire log of\r
1231 /// timer values does not need to be retained in order to calculate this average.\r
1232 ///\r
1233 UINT64 AverageResume;\r
1234} EFI_ACPI_6_1_FPDT_S3_RESUME_RECORD;\r
1235\r
1236///\r
1237/// FPDT Basic S3 Suspend Performance Record\r
1238///\r
1239typedef struct {\r
1240 EFI_ACPI_6_1_FPDT_PERFORMANCE_RECORD_HEADER Header;\r
1241 ///\r
1242 /// Timer value recorded at the OS write to SLP_TYP upon entry to S3.\r
1243 /// Only the most recent suspend cycle's timer value is retained.\r
1244 ///\r
1245 UINT64 SuspendStart;\r
1246 ///\r
1247 /// Timer value recorded at the final firmware write to SLP_TYP (or other\r
1248 /// mechanism) used to trigger hardware entry to S3.\r
1249 /// Only the most recent suspend cycle's timer value is retained.\r
1250 ///\r
1251 UINT64 SuspendEnd;\r
1252} EFI_ACPI_6_1_FPDT_S3_SUSPEND_RECORD;\r
1253\r
1254///\r
1255/// Firmware Performance Record Table definition.\r
1256///\r
1257typedef struct {\r
1258 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1259} EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_RECORD_TABLE;\r
1260\r
1261///\r
1262/// Generic Timer Description Table definition.\r
1263///\r
1264typedef struct {\r
1265 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1266 UINT64 CntControlBasePhysicalAddress;\r
1267 UINT32 Reserved;\r
1268 UINT32 SecurePL1TimerGSIV;\r
1269 UINT32 SecurePL1TimerFlags;\r
1270 UINT32 NonSecurePL1TimerGSIV;\r
1271 UINT32 NonSecurePL1TimerFlags;\r
1272 UINT32 VirtualTimerGSIV;\r
1273 UINT32 VirtualTimerFlags;\r
1274 UINT32 NonSecurePL2TimerGSIV;\r
1275 UINT32 NonSecurePL2TimerFlags;\r
1276 UINT64 CntReadBasePhysicalAddress;\r
1277 UINT32 PlatformTimerCount;\r
1278 UINT32 PlatformTimerOffset;\r
1279} EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE;\r
1280\r
1281///\r
1282/// GTDT Version (as defined in ACPI 6.1 spec.)\r
1283///\r
1284#define EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE_REVISION 0x02\r
1285\r
1286///\r
1287/// Timer Flags. All other bits are reserved and must be 0.\r
1288///\r
1289#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1290#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1291#define EFI_ACPI_6_1_GTDT_TIMER_FLAG_ALWAYS_ON_CAPABILITY BIT2\r
1292\r
1293///\r
1294/// Platform Timer Type\r
1295///\r
1296#define EFI_ACPI_6_1_GTDT_GT_BLOCK 0\r
1297#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG 1\r
1298\r
1299///\r
1300/// GT Block Structure\r
1301///\r
1302typedef struct {\r
1303 UINT8 Type;\r
1304 UINT16 Length;\r
1305 UINT8 Reserved;\r
1306 UINT64 CntCtlBase;\r
1307 UINT32 GTBlockTimerCount;\r
1308 UINT32 GTBlockTimerOffset;\r
1309} EFI_ACPI_6_1_GTDT_GT_BLOCK_STRUCTURE;\r
1310\r
1311///\r
1312/// GT Block Timer Structure\r
1313///\r
1314typedef struct {\r
1315 UINT8 GTFrameNumber;\r
1316 UINT8 Reserved[3];\r
1317 UINT64 CntBaseX;\r
1318 UINT64 CntEL0BaseX;\r
1319 UINT32 GTxPhysicalTimerGSIV;\r
1320 UINT32 GTxPhysicalTimerFlags;\r
1321 UINT32 GTxVirtualTimerGSIV;\r
1322 UINT32 GTxVirtualTimerFlags;\r
1323 UINT32 GTxCommonFlags;\r
1324} EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_STRUCTURE;\r
1325\r
1326///\r
1327/// GT Block Physical Timers and Virtual Timers Flags. All other bits are reserved and must be 0.\r
1328///\r
1329#define EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1330#define EFI_ACPI_6_1_GTDT_GT_BLOCK_TIMER_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1331\r
1332///\r
1333/// Common Flags Flags. All other bits are reserved and must be 0.\r
1334///\r
1335#define EFI_ACPI_6_1_GTDT_GT_BLOCK_COMMON_FLAG_SECURE_TIMER BIT0\r
1336#define EFI_ACPI_6_1_GTDT_GT_BLOCK_COMMON_FLAG_ALWAYS_ON_CAPABILITY BIT1\r
1337\r
1338///\r
1339/// SBSA Generic Watchdog Structure\r
1340///\r
1341typedef struct {\r
1342 UINT8 Type;\r
1343 UINT16 Length;\r
1344 UINT8 Reserved;\r
1345 UINT64 RefreshFramePhysicalAddress;\r
1346 UINT64 WatchdogControlFramePhysicalAddress;\r
1347 UINT32 WatchdogTimerGSIV;\r
1348 UINT32 WatchdogTimerFlags;\r
1349} EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_STRUCTURE;\r
1350\r
1351///\r
1352/// SBSA Generic Watchdog Timer Flags. All other bits are reserved and must be 0.\r
1353///\r
1354#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_TIMER_INTERRUPT_MODE BIT0\r
1355#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_TIMER_INTERRUPT_POLARITY BIT1\r
1356#define EFI_ACPI_6_1_GTDT_SBSA_GENERIC_WATCHDOG_FLAG_SECURE_TIMER BIT2\r
1357\r
1358//\r
1359// NVDIMM Firmware Interface Table definition.\r
1360//\r
1361typedef struct {\r
1362 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1363 UINT32 Reserved;\r
1364} EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE;\r
1365\r
1366//\r
1367// NFIT Version (as defined in ACPI 6.1 spec.)\r
1368//\r
1369#define EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE_REVISION 0x1\r
1370\r
1371//\r
1372// Definition for NFIT Table Structure Types\r
1373//\r
1374#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_STRUCTURE_TYPE 0\r
1375#define EFI_ACPI_6_1_NFIT_NVDIMM_REGION_MAPPING_STRUCTURE_TYPE 1\r
1376#define EFI_ACPI_6_1_NFIT_INTERLEAVE_STRUCTURE_TYPE 2\r
1377#define EFI_ACPI_6_1_NFIT_SMBIOS_MANAGEMENT_INFORMATION_STRUCTURE_TYPE 3\r
1378#define EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_STRUCTURE_TYPE 4\r
1379#define EFI_ACPI_6_1_NFIT_NVDIMM_BLOCK_DATA_WINDOW_REGION_STRUCTURE_TYPE 5\r
1380#define EFI_ACPI_6_1_NFIT_FLUSH_HINT_ADDRESS_STRUCTURE_TYPE 6\r
1381\r
1382//\r
1383// Definition for NFIT Structure Header\r
1384//\r
1385typedef struct {\r
1386 UINT16 Type;\r
1387 UINT16 Length;\r
1388} EFI_ACPI_6_1_NFIT_STRUCTURE_HEADER;\r
1389\r
1390//\r
1391// Definition for System Physical Address Range Structure\r
1392//\r
1393#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_FLAGS_CONTROL_REGION_FOR_MANAGEMENT BIT0\r
1394#define EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_FLAGS_PROXIMITY_DOMAIN_VALID BIT1\r
5f87f979
SEHM		 1395#define EFI_ACPI_6_1_NFIT_GUID_VOLATILE_MEMORY_REGION { 0x7305944F, 0xFDDA, 0x44E3, { 0xB1, 0x6C, 0x3F, 0x22, 0xD2, 0x52, 0xE5, 0xD0 }}\r
1396#define EFI_ACPI_6_1_NFIT_GUID_BYTE_ADDRESSABLE_PERSISTENT_MEMORY_REGION { 0x66F0D379, 0xB4F3, 0x4074, { 0xAC, 0x43, 0x0D, 0x33, 0x18, 0xB7, 0x8C, 0xDB }}\r
1397#define EFI_ACPI_6_1_NFIT_GUID_NVDIMM_CONTROL_REGION { 0x92F701F6, 0x13B4, 0x405D, { 0x91, 0x0B, 0x29, 0x93, 0x67, 0xE8, 0x23, 0x4C }}\r
1398#define EFI_ACPI_6_1_NFIT_GUID_NVDIMM_BLOCK_DATA_WINDOW_REGION { 0x91AF0530, 0x5D86, 0x470E, { 0xA6, 0xB0, 0x0A, 0x2D, 0xB9, 0x40, 0x82, 0x49 }}\r
1399#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_DISK_REGION_VOLATILE { 0x77AB535A, 0x45FC, 0x624B, { 0x55, 0x60, 0xF7, 0xB2, 0x81, 0xD1, 0xF9, 0x6E }}\r
1400#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_CD_REGION_VOLATILE { 0x3D5ABD30, 0x4175, 0x87CE, { 0x6D, 0x64, 0xD2, 0xAD, 0xE5, 0x23, 0xC4, 0xBB }}\r
1401#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_DISK_REGION_PERSISTENT { 0x5CEA02C9, 0x4D07, 0x69D3, { 0x26, 0x9F ,0x44, 0x96, 0xFB, 0xE0, 0x96, 0xF9 }}\r
1402#define EFI_ACPI_6_1_NFIT_GUID_RAM_DISK_SUPPORTING_VIRTUAL_CD_REGION_PERSISTENT { 0x08018188, 0x42CD, 0xBB48, { 0x10, 0x0F, 0x53, 0x87, 0xD5, 0x3D, 0xED, 0x3D ]}\r
f2e4f2fc
JY		 1403typedef struct {\r
1404 UINT16 Type;\r
1405 UINT16 Length;\r
1406 UINT16 SPARangeStructureIndex;\r
1407 UINT16 Flags;\r
1408 UINT32 Reserved_8;\r
1409 UINT32 ProximityDomain;\r
1410 GUID AddressRangeTypeGUID;\r
1411 UINT64 SystemPhysicalAddressRangeBase;\r
1412 UINT64 SystemPhysicalAddressRangeLength;\r
1413 UINT64 AddressRangeMemoryMappingAttribute;\r
1414} EFI_ACPI_6_1_NFIT_SYSTEM_PHYSICAL_ADDRESS_RANGE_STRUCTURE;\r
1415\r
1416//\r
1417// Definition for Memory Device to System Physical Address Range Mapping Structure\r
1418//\r
1419typedef struct {\r
1420 UINT32 DIMMNumber:4;\r
1421 UINT32 MemoryChannelNumber:4;\r
1422 UINT32 MemoryControllerID:4;\r
1423 UINT32 SocketID:4;\r
1424 UINT32 NodeControllerID:12;\r
1425 UINT32 Reserved_28:4;\r
1426} EFI_ACPI_6_1_NFIT_DEVICE_HANDLE;\r
1427\r
1428#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_PREVIOUS_SAVE_FAIL BIT0\r
1429#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_LAST_RESTORE_FAIL BIT1\r
1430#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_PLATFORM_FLUSH_FAIL BIT2\r
1431#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_NOT_ARMED_PRIOR_TO_OSPM_HAND_OFF BIT3\r
1432#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_SMART_HEALTH_EVENTS_PRIOR_OSPM_HAND_OFF BIT4\r
1433#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_FIRMWARE_ENABLED_TO_NOTIFY_OSPM_ON_SMART_HEALTH_EVENTS BIT5\r
1434#define EFI_ACPI_6_1_NFIT_MEMORY_DEVICE_STATE_FLAGS_FIRMWARE_NOT_MAP_NVDIMM_TO_SPA BIT6\r
1435typedef struct {\r
1436 UINT16 Type;\r
1437 UINT16 Length;\r
1438 EFI_ACPI_6_1_NFIT_DEVICE_HANDLE NFITDeviceHandle;\r
1439 UINT16 NVDIMMPhysicalID;\r
1440 UINT16 NVDIMMRegionID;\r
1441 UINT16 SPARangeStructureIndex ;\r
1442 UINT16 NVDIMMControlRegionStructureIndex;\r
1443 UINT64 NVDIMMRegionSize;\r
1444 UINT64 RegionOffset;\r
1445 UINT64 NVDIMMPhysicalAddressRegionBase;\r
1446 UINT16 InterleaveStructureIndex;\r
1447 UINT16 InterleaveWays;\r
1448 UINT16 NVDIMMStateFlags;\r
1449 UINT16 Reserved_46;\r
1450} EFI_ACPI_6_1_NFIT_NVDIMM_REGION_MAPPING_STRUCTURE;\r
1451\r
1452//\r
1453// Definition for Interleave Structure\r
1454//\r
1455typedef struct {\r
1456 UINT16 Type;\r
1457 UINT16 Length;\r
1458 UINT16 InterleaveStructureIndex;\r
1459 UINT16 Reserved_6;\r
1460 UINT32 NumberOfLines;\r
1461 UINT32 LineSize;\r
1462//UINT32 LineOffset[NumberOfLines];\r
1463} EFI_ACPI_6_1_NFIT_INTERLEAVE_STRUCTURE;\r
1464\r
1465//\r
1466// Definition for SMBIOS Management Information Structure\r
1467//\r
1468typedef struct {\r
1469 UINT16 Type;\r
1470 UINT16 Length;\r
1471 UINT32 Reserved_4;\r
1472//UINT8 Data[];\r
1473} EFI_ACPI_6_1_NFIT_SMBIOS_MANAGEMENT_INFORMATION_STRUCTURE;\r
1474\r
1475//\r
1476// Definition for NVDIMM Control Region Structure\r
1477//\r
1478#define EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_FLAGS_BLOCK_DATA_WINDOWS_BUFFERED BIT0\r
1479typedef struct {\r
1480 UINT16 Type;\r
1481 UINT16 Length;\r
1482 UINT16 NVDIMMControlRegionStructureIndex;\r
1483 UINT16 VendorID;\r
1484 UINT16 DeviceID;\r
1485 UINT16 RevisionID;\r
1486 UINT16 SubsystemVendorID;\r
1487 UINT16 SubsystemDeviceID;\r
1488 UINT16 SubsystemRevisionID;\r
1489 UINT8 ValidFields;\r
1490 UINT8 ManufacturingLocation;\r
1491 UINT16 ManufacturingDate;\r
1492 UINT8 Reserved_22[2];\r
1493 UINT32 SerialNumber;\r
1494 UINT16 RegionFormatInterfaceCode;\r
1495 UINT16 NumberOfBlockControlWindows;\r
1496 UINT64 SizeOfBlockControlWindow;\r
1497 UINT64 CommandRegisterOffsetInBlockControlWindow;\r
1498 UINT64 SizeOfCommandRegisterInBlockControlWindows;\r
1499 UINT64 StatusRegisterOffsetInBlockControlWindow;\r
1500 UINT64 SizeOfStatusRegisterInBlockControlWindows;\r
1501 UINT16 NVDIMMControlRegionFlag;\r
1502 UINT8 Reserved_74[6];\r
1503} EFI_ACPI_6_1_NFIT_NVDIMM_CONTROL_REGION_STRUCTURE;\r
1504\r
1505//\r
1506// Definition for NVDIMM Block Data Window Region Structure\r
1507//\r
1508typedef struct {\r
1509 UINT16 Type;\r
1510 UINT16 Length;\r
1511 UINT16 NVDIMMControlRegionStructureIndex;\r
1512 UINT16 NumberOfBlockDataWindows;\r
1513 UINT64 BlockDataWindowStartOffset;\r
1514 UINT64 SizeOfBlockDataWindow;\r
1515 UINT64 BlockAccessibleMemoryCapacity;\r
1516 UINT64 BeginningAddressOfFirstBlockInBlockAccessibleMemory;\r
1517} EFI_ACPI_6_1_NFIT_NVDIMM_BLOCK_DATA_WINDOW_REGION_STRUCTURE;\r
1518\r
1519//\r
1520// Definition for Flush Hint Address Structure\r
1521//\r
1522typedef struct {\r
1523 UINT16 Type;\r
1524 UINT16 Length;\r
1525 EFI_ACPI_6_1_NFIT_DEVICE_HANDLE NFITDeviceHandle;\r
1526 UINT16 NumberOfFlushHintAddresses;\r
1527 UINT8 Reserved_10[6];\r
1528//UINT64 FlushHintAddress[NumberOfFlushHintAddresses];\r
1529} EFI_ACPI_6_1_NFIT_FLUSH_HINT_ADDRESS_STRUCTURE;\r
1530\r
1531///\r
1532/// Boot Error Record Table (BERT)\r
1533///\r
1534typedef struct {\r
1535 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1536 UINT32 BootErrorRegionLength;\r
1537 UINT64 BootErrorRegion;\r
1538} EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_HEADER;\r
1539\r
1540///\r
1541/// BERT Version (as defined in ACPI 6.1 spec.)\r
1542///\r
1543#define EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_REVISION 0x01\r
1544\r
1545///\r
1546/// Boot Error Region Block Status Definition\r
1547///\r
1548typedef struct {\r
1549 UINT32 UncorrectableErrorValid:1;\r
1550 UINT32 CorrectableErrorValid:1;\r
1551 UINT32 MultipleUncorrectableErrors:1;\r
1552 UINT32 MultipleCorrectableErrors:1;\r
1553 UINT32 ErrorDataEntryCount:10;\r
1554 UINT32 Reserved:18;\r
1555} EFI_ACPI_6_1_ERROR_BLOCK_STATUS;\r
1556\r
1557///\r
1558/// Boot Error Region Definition\r
1559///\r
1560typedef struct {\r
1561 EFI_ACPI_6_1_ERROR_BLOCK_STATUS BlockStatus;\r
1562 UINT32 RawDataOffset;\r
1563 UINT32 RawDataLength;\r
1564 UINT32 DataLength;\r
1565 UINT32 ErrorSeverity;\r
1566} EFI_ACPI_6_1_BOOT_ERROR_REGION_STRUCTURE;\r
1567\r
1568//\r
1569// Boot Error Severity types\r
1570//\r
1571#define EFI_ACPI_6_1_ERROR_SEVERITY_CORRECTABLE 0x00\r
1572#define EFI_ACPI_6_1_ERROR_SEVERITY_FATAL 0x01\r
1573#define EFI_ACPI_6_1_ERROR_SEVERITY_CORRECTED 0x02\r
1574#define EFI_ACPI_6_1_ERROR_SEVERITY_NONE 0x03\r
1575\r
1576///\r
1577/// Generic Error Data Entry Definition\r
1578///\r
1579typedef struct {\r
1580 UINT8 SectionType[16];\r
1581 UINT32 ErrorSeverity;\r
1582 UINT16 Revision;\r
1583 UINT8 ValidationBits;\r
1584 UINT8 Flags;\r
1585 UINT32 ErrorDataLength;\r
1586 UINT8 FruId[16];\r
1587 UINT8 FruText[20];\r
1588 UINT8 Timestamp[8];\r
1589} EFI_ACPI_6_1_GENERIC_ERROR_DATA_ENTRY_STRUCTURE;\r
1590\r
1591///\r
1592/// Generic Error Data Entry Version (as defined in ACPI 6.1 spec.)\r
1593///\r
1594#define EFI_ACPI_6_1_GENERIC_ERROR_DATA_ENTRY_REVISION 0x0300\r
1595\r
1596///\r
1597/// HEST - Hardware Error Source Table\r
1598///\r
1599typedef struct {\r
1600 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1601 UINT32 ErrorSourceCount;\r
1602} EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_HEADER;\r
1603\r
1604///\r
1605/// HEST Version (as defined in ACPI 6.1 spec.)\r
1606///\r
1607#define EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_REVISION 0x01\r
1608\r
1609//\r
1610// Error Source structure types.\r
1611//\r
1612#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_EXCEPTION 0x00\r
1613#define EFI_ACPI_6_1_IA32_ARCHITECTURE_CORRECTED_MACHINE_CHECK 0x01\r
1614#define EFI_ACPI_6_1_IA32_ARCHITECTURE_NMI_ERROR 0x02\r
1615#define EFI_ACPI_6_1_PCI_EXPRESS_ROOT_PORT_AER 0x06\r
1616#define EFI_ACPI_6_1_PCI_EXPRESS_DEVICE_AER 0x07\r
1617#define EFI_ACPI_6_1_PCI_EXPRESS_BRIDGE_AER 0x08\r
1618#define EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR 0x09\r
1619#define EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_VERSION_2 0x0A\r
1620\r
1621//\r
1622// Error Source structure flags.\r
1623//\r
1624#define EFI_ACPI_6_1_ERROR_SOURCE_FLAG_FIRMWARE_FIRST (1 << 0)\r
1625#define EFI_ACPI_6_1_ERROR_SOURCE_FLAG_GLOBAL (1 << 1)\r
1626\r
1627///\r
1628/// IA-32 Architecture Machine Check Exception Structure Definition\r
1629///\r
1630typedef struct {\r
1631 UINT16 Type;\r
1632 UINT16 SourceId;\r
1633 UINT8 Reserved0[2];\r
1634 UINT8 Flags;\r
1635 UINT8 Enabled;\r
1636 UINT32 NumberOfRecordsToPreAllocate;\r
1637 UINT32 MaxSectionsPerRecord;\r
1638 UINT64 GlobalCapabilityInitData;\r
1639 UINT64 GlobalControlInitData;\r
1640 UINT8 NumberOfHardwareBanks;\r
1641 UINT8 Reserved1[7];\r
1642} EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_EXCEPTION_STRUCTURE;\r
1643\r
1644///\r
1645/// IA-32 Architecture Machine Check Bank Structure Definition\r
1646///\r
1647typedef struct {\r
1648 UINT8 BankNumber;\r
1649 UINT8 ClearStatusOnInitialization;\r
1650 UINT8 StatusDataFormat;\r
1651 UINT8 Reserved0;\r
1652 UINT32 ControlRegisterMsrAddress;\r
1653 UINT64 ControlInitData;\r
1654 UINT32 StatusRegisterMsrAddress;\r
1655 UINT32 AddressRegisterMsrAddress;\r
1656 UINT32 MiscRegisterMsrAddress;\r
1657} EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_BANK_STRUCTURE;\r
1658\r
1659///\r
1660/// IA-32 Architecture Machine Check Bank Structure MCA data format\r
1661///\r
1662#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_IA32 0x00\r
1663#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_INTEL64 0x01\r
1664#define EFI_ACPI_6_1_IA32_ARCHITECTURE_MACHINE_CHECK_ERROR_DATA_FORMAT_AMD64 0x02\r
1665\r
1666//\r
1667// Hardware Error Notification types. All other values are reserved\r
1668//\r
1669#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_POLLED 0x00\r
1670#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_EXTERNAL_INTERRUPT 0x01\r
1671#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_LOCAL_INTERRUPT 0x02\r
1672#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_SCI 0x03\r
1673#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_NMI 0x04\r
1674#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CMCI 0x05\r
1675#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_MCE 0x06\r
1676#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_GPIO_SIGNAL 0x07\r
1677#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_ARMV8_SEA 0x08\r
1678#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_ARMV8_SEI 0x09\r
1679#define EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_GSIV 0x0A\r
1680\r
1681///\r
1682/// Hardware Error Notification Configuration Write Enable Structure Definition\r
1683///\r
1684typedef struct {\r
1685 UINT16 Type:1;\r
1686 UINT16 PollInterval:1;\r
1687 UINT16 SwitchToPollingThresholdValue:1;\r
1688 UINT16 SwitchToPollingThresholdWindow:1;\r
1689 UINT16 ErrorThresholdValue:1;\r
1690 UINT16 ErrorThresholdWindow:1;\r
1691 UINT16 Reserved:10;\r
1692} EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CONFIGURATION_WRITE_ENABLE_STRUCTURE;\r
1693\r
1694///\r
1695/// Hardware Error Notification Structure Definition\r
1696///\r
1697typedef struct {\r
1698 UINT8 Type;\r
1699 UINT8 Length;\r
1700 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_CONFIGURATION_WRITE_ENABLE_STRUCTURE ConfigurationWriteEnable;\r
1701 UINT32 PollInterval;\r
1702 UINT32 Vector;\r
1703 UINT32 SwitchToPollingThresholdValue;\r
1704 UINT32 SwitchToPollingThresholdWindow;\r
1705 UINT32 ErrorThresholdValue;\r
1706 UINT32 ErrorThresholdWindow;\r
1707} EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE;\r
1708\r
1709///\r
1710/// IA-32 Architecture Corrected Machine Check Structure Definition\r
1711///\r
1712typedef struct {\r
1713 UINT16 Type;\r
1714 UINT16 SourceId;\r
1715 UINT8 Reserved0[2];\r
1716 UINT8 Flags;\r
1717 UINT8 Enabled;\r
1718 UINT32 NumberOfRecordsToPreAllocate;\r
1719 UINT32 MaxSectionsPerRecord;\r
1720 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1721 UINT8 NumberOfHardwareBanks;\r
1722 UINT8 Reserved1[3];\r
1723} EFI_ACPI_6_1_IA32_ARCHITECTURE_CORRECTED_MACHINE_CHECK_STRUCTURE;\r
1724\r
1725///\r
1726/// IA-32 Architecture NMI Error Structure Definition\r
1727///\r
1728typedef struct {\r
1729 UINT16 Type;\r
1730 UINT16 SourceId;\r
1731 UINT8 Reserved0[2];\r
1732 UINT32 NumberOfRecordsToPreAllocate;\r
1733 UINT32 MaxSectionsPerRecord;\r
1734 UINT32 MaxRawDataLength;\r
1735} EFI_ACPI_6_1_IA32_ARCHITECTURE_NMI_ERROR_STRUCTURE;\r
1736\r
1737///\r
1738/// PCI Express Root Port AER Structure Definition\r
1739///\r
1740typedef struct {\r
1741 UINT16 Type;\r
1742 UINT16 SourceId;\r
1743 UINT8 Reserved0[2];\r
1744 UINT8 Flags;\r
1745 UINT8 Enabled;\r
1746 UINT32 NumberOfRecordsToPreAllocate;\r
1747 UINT32 MaxSectionsPerRecord;\r
1748 UINT32 Bus;\r
1749 UINT16 Device;\r
1750 UINT16 Function;\r
1751 UINT16 DeviceControl;\r
1752 UINT8 Reserved1[2];\r
1753 UINT32 UncorrectableErrorMask;\r
1754 UINT32 UncorrectableErrorSeverity;\r
1755 UINT32 CorrectableErrorMask;\r
1756 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1757 UINT32 RootErrorCommand;\r
1758} EFI_ACPI_6_1_PCI_EXPRESS_ROOT_PORT_AER_STRUCTURE;\r
1759\r
1760///\r
1761/// PCI Express Device AER Structure Definition\r
1762///\r
1763typedef struct {\r
1764 UINT16 Type;\r
1765 UINT16 SourceId;\r
1766 UINT8 Reserved0[2];\r
1767 UINT8 Flags;\r
1768 UINT8 Enabled;\r
1769 UINT32 NumberOfRecordsToPreAllocate;\r
1770 UINT32 MaxSectionsPerRecord;\r
1771 UINT32 Bus;\r
1772 UINT16 Device;\r
1773 UINT16 Function;\r
1774 UINT16 DeviceControl;\r
1775 UINT8 Reserved1[2];\r
1776 UINT32 UncorrectableErrorMask;\r
1777 UINT32 UncorrectableErrorSeverity;\r
1778 UINT32 CorrectableErrorMask;\r
1779 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1780} EFI_ACPI_6_1_PCI_EXPRESS_DEVICE_AER_STRUCTURE;\r
1781\r
1782///\r
1783/// PCI Express Bridge AER Structure Definition\r
1784///\r
1785typedef struct {\r
1786 UINT16 Type;\r
1787 UINT16 SourceId;\r
1788 UINT8 Reserved0[2];\r
1789 UINT8 Flags;\r
1790 UINT8 Enabled;\r
1791 UINT32 NumberOfRecordsToPreAllocate;\r
1792 UINT32 MaxSectionsPerRecord;\r
1793 UINT32 Bus;\r
1794 UINT16 Device;\r
1795 UINT16 Function;\r
1796 UINT16 DeviceControl;\r
1797 UINT8 Reserved1[2];\r
1798 UINT32 UncorrectableErrorMask;\r
1799 UINT32 UncorrectableErrorSeverity;\r
1800 UINT32 CorrectableErrorMask;\r
1801 UINT32 AdvancedErrorCapabilitiesAndControl;\r
1802 UINT32 SecondaryUncorrectableErrorMask;\r
1803 UINT32 SecondaryUncorrectableErrorSeverity;\r
1804 UINT32 SecondaryAdvancedErrorCapabilitiesAndControl;\r
1805} EFI_ACPI_6_1_PCI_EXPRESS_BRIDGE_AER_STRUCTURE;\r
1806\r
1807///\r
1808/// Generic Hardware Error Source Structure Definition\r
1809///\r
1810typedef struct {\r
1811 UINT16 Type;\r
1812 UINT16 SourceId;\r
1813 UINT16 RelatedSourceId;\r
1814 UINT8 Flags;\r
1815 UINT8 Enabled;\r
1816 UINT32 NumberOfRecordsToPreAllocate;\r
1817 UINT32 MaxSectionsPerRecord;\r
1818 UINT32 MaxRawDataLength;\r
1819 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ErrorStatusAddress;\r
1820 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1821 UINT32 ErrorStatusBlockLength;\r
1822} EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_SOURCE_STRUCTURE;\r
1823\r
1824///\r
1825/// Generic Hardware Error Source Version 2 Structure Definition\r
1826///\r
1827typedef struct {\r
1828 UINT16 Type;\r
1829 UINT16 SourceId;\r
1830 UINT16 RelatedSourceId;\r
1831 UINT8 Flags;\r
1832 UINT8 Enabled;\r
1833 UINT32 NumberOfRecordsToPreAllocate;\r
1834 UINT32 MaxSectionsPerRecord;\r
1835 UINT32 MaxRawDataLength;\r
1836 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ErrorStatusAddress;\r
1837 EFI_ACPI_6_1_HARDWARE_ERROR_NOTIFICATION_STRUCTURE NotificationStructure;\r
1838 UINT32 ErrorStatusBlockLength;\r
1839 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE ReadAckRegister;\r
1840 UINT64 ReadAckPreserve;\r
1841 UINT64 ReadAckWrite;\r
1842} EFI_ACPI_6_1_GENERIC_HARDWARE_ERROR_SOURCE_VERSION_2_STRUCTURE;\r
1843\r
1844///\r
1845/// Generic Error Status Definition\r
1846///\r
1847typedef struct {\r
1848 EFI_ACPI_6_1_ERROR_BLOCK_STATUS BlockStatus;\r
1849 UINT32 RawDataOffset;\r
1850 UINT32 RawDataLength;\r
1851 UINT32 DataLength;\r
1852 UINT32 ErrorSeverity;\r
1853} EFI_ACPI_6_1_GENERIC_ERROR_STATUS_STRUCTURE;\r
1854\r
1855///\r
1856/// ERST - Error Record Serialization Table\r
1857///\r
1858typedef struct {\r
1859 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1860 UINT32 SerializationHeaderSize;\r
1861 UINT8 Reserved0[4];\r
1862 UINT32 InstructionEntryCount;\r
1863} EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_HEADER;\r
1864\r
1865///\r
1866/// ERST Version (as defined in ACPI 6.1 spec.)\r
1867///\r
1868#define EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_REVISION 0x01\r
1869\r
1870///\r
1871/// ERST Serialization Actions\r
1872///\r
1873#define EFI_ACPI_6_1_ERST_BEGIN_WRITE_OPERATION 0x00\r
1874#define EFI_ACPI_6_1_ERST_BEGIN_READ_OPERATION 0x01\r
1875#define EFI_ACPI_6_1_ERST_BEGIN_CLEAR_OPERATION 0x02\r
1876#define EFI_ACPI_6_1_ERST_END_OPERATION 0x03\r
1877#define EFI_ACPI_6_1_ERST_SET_RECORD_OFFSET 0x04\r
1878#define EFI_ACPI_6_1_ERST_EXECUTE_OPERATION 0x05\r
1879#define EFI_ACPI_6_1_ERST_CHECK_BUSY_STATUS 0x06\r
1880#define EFI_ACPI_6_1_ERST_GET_COMMAND_STATUS 0x07\r
1881#define EFI_ACPI_6_1_ERST_GET_RECORD_IDENTIFIER 0x08\r
1882#define EFI_ACPI_6_1_ERST_SET_RECORD_IDENTIFIER 0x09\r
1883#define EFI_ACPI_6_1_ERST_GET_RECORD_COUNT 0x0A\r
1884#define EFI_ACPI_6_1_ERST_BEGIN_DUMMY_WRITE_OPERATION 0x0B\r
1885#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE 0x0D\r
1886#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE_LENGTH 0x0E\r
1887#define EFI_ACPI_6_1_ERST_GET_ERROR_LOG_ADDRESS_RANGE_ATTRIBUTES 0x0F\r
1888#define EFI_ACPI_6_1_ERST_GET_EXECUTE_OPERATION_TIMINGS 0x10\r
1889\r
1890///\r
1891/// ERST Action Command Status\r
1892///\r
1893#define EFI_ACPI_6_1_ERST_STATUS_SUCCESS 0x00\r
1894#define EFI_ACPI_6_1_ERST_STATUS_NOT_ENOUGH_SPACE 0x01\r
1895#define EFI_ACPI_6_1_ERST_STATUS_HARDWARE_NOT_AVAILABLE 0x02\r
1896#define EFI_ACPI_6_1_ERST_STATUS_FAILED 0x03\r
1897#define EFI_ACPI_6_1_ERST_STATUS_RECORD_STORE_EMPTY 0x04\r
1898#define EFI_ACPI_6_1_ERST_STATUS_RECORD_NOT_FOUND 0x05\r
1899\r
1900///\r
1901/// ERST Serialization Instructions\r
1902///\r
1903#define EFI_ACPI_6_1_ERST_READ_REGISTER 0x00\r
1904#define EFI_ACPI_6_1_ERST_READ_REGISTER_VALUE 0x01\r
1905#define EFI_ACPI_6_1_ERST_WRITE_REGISTER 0x02\r
1906#define EFI_ACPI_6_1_ERST_WRITE_REGISTER_VALUE 0x03\r
1907#define EFI_ACPI_6_1_ERST_NOOP 0x04\r
1908#define EFI_ACPI_6_1_ERST_LOAD_VAR1 0x05\r
1909#define EFI_ACPI_6_1_ERST_LOAD_VAR2 0x06\r
1910#define EFI_ACPI_6_1_ERST_STORE_VAR1 0x07\r
1911#define EFI_ACPI_6_1_ERST_ADD 0x08\r
1912#define EFI_ACPI_6_1_ERST_SUBTRACT 0x09\r
1913#define EFI_ACPI_6_1_ERST_ADD_VALUE 0x0A\r
1914#define EFI_ACPI_6_1_ERST_SUBTRACT_VALUE 0x0B\r
1915#define EFI_ACPI_6_1_ERST_STALL 0x0C\r
1916#define EFI_ACPI_6_1_ERST_STALL_WHILE_TRUE 0x0D\r
1917#define EFI_ACPI_6_1_ERST_SKIP_NEXT_INSTRUCTION_IF_TRUE 0x0E\r
1918#define EFI_ACPI_6_1_ERST_GOTO 0x0F\r
1919#define EFI_ACPI_6_1_ERST_SET_SRC_ADDRESS_BASE 0x10\r
1920#define EFI_ACPI_6_1_ERST_SET_DST_ADDRESS_BASE 0x11\r
1921#define EFI_ACPI_6_1_ERST_MOVE_DATA 0x12\r
1922\r
1923///\r
1924/// ERST Instruction Flags\r
1925///\r
1926#define EFI_ACPI_6_1_ERST_PRESERVE_REGISTER 0x01\r
1927\r
1928///\r
1929/// ERST Serialization Instruction Entry\r
1930///\r
1931typedef struct {\r
1932 UINT8 SerializationAction;\r
1933 UINT8 Instruction;\r
1934 UINT8 Flags;\r
1935 UINT8 Reserved0;\r
1936 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE RegisterRegion;\r
1937 UINT64 Value;\r
1938 UINT64 Mask;\r
1939} EFI_ACPI_6_1_ERST_SERIALIZATION_INSTRUCTION_ENTRY;\r
1940\r
1941///\r
1942/// EINJ - Error Injection Table\r
1943///\r
1944typedef struct {\r
1945 EFI_ACPI_DESCRIPTION_HEADER Header;\r
1946 UINT32 InjectionHeaderSize;\r
1947 UINT8 InjectionFlags;\r
1948 UINT8 Reserved0[3];\r
1949 UINT32 InjectionEntryCount;\r
1950} EFI_ACPI_6_1_ERROR_INJECTION_TABLE_HEADER;\r
1951\r
1952///\r
1953/// EINJ Version (as defined in ACPI 6.1 spec.)\r
1954///\r
1955#define EFI_ACPI_6_1_ERROR_INJECTION_TABLE_REVISION 0x01\r
1956\r
1957///\r
1958/// EINJ Error Injection Actions\r
1959///\r
1960#define EFI_ACPI_6_1_EINJ_BEGIN_INJECTION_OPERATION 0x00\r
1961#define EFI_ACPI_6_1_EINJ_GET_TRIGGER_ERROR_ACTION_TABLE 0x01\r
1962#define EFI_ACPI_6_1_EINJ_SET_ERROR_TYPE 0x02\r
1963#define EFI_ACPI_6_1_EINJ_GET_ERROR_TYPE 0x03\r
1964#define EFI_ACPI_6_1_EINJ_END_OPERATION 0x04\r
1965#define EFI_ACPI_6_1_EINJ_EXECUTE_OPERATION 0x05\r
1966#define EFI_ACPI_6_1_EINJ_CHECK_BUSY_STATUS 0x06\r
1967#define EFI_ACPI_6_1_EINJ_GET_COMMAND_STATUS 0x07\r
1968#define EFI_ACPI_6_1_EINJ_TRIGGER_ERROR 0xFF\r
1969\r
1970///\r
1971/// EINJ Action Command Status\r
1972///\r
1973#define EFI_ACPI_6_1_EINJ_STATUS_SUCCESS 0x00\r
1974#define EFI_ACPI_6_1_EINJ_STATUS_UNKNOWN_FAILURE 0x01\r
1975#define EFI_ACPI_6_1_EINJ_STATUS_INVALID_ACCESS 0x02\r
1976\r
1977///\r
1978/// EINJ Error Type Definition\r
1979///\r
1980#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_CORRECTABLE (1 << 0)\r
1981#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_UNCORRECTABLE_NONFATAL (1 << 1)\r
1982#define EFI_ACPI_6_1_EINJ_ERROR_PROCESSOR_UNCORRECTABLE_FATAL (1 << 2)\r
1983#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_CORRECTABLE (1 << 3)\r
1984#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_UNCORRECTABLE_NONFATAL (1 << 4)\r
1985#define EFI_ACPI_6_1_EINJ_ERROR_MEMORY_UNCORRECTABLE_FATAL (1 << 5)\r
1986#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_CORRECTABLE (1 << 6)\r
1987#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_UNCORRECTABLE_NONFATAL (1 << 7)\r
1988#define EFI_ACPI_6_1_EINJ_ERROR_PCI_EXPRESS_UNCORRECTABLE_FATAL (1 << 8)\r
1989#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_CORRECTABLE (1 << 9)\r
1990#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_UNCORRECTABLE_NONFATAL (1 << 10)\r
1991#define EFI_ACPI_6_1_EINJ_ERROR_PLATFORM_UNCORRECTABLE_FATAL (1 << 11)\r
1992\r
1993///\r
1994/// EINJ Injection Instructions\r
1995///\r
1996#define EFI_ACPI_6_1_EINJ_READ_REGISTER 0x00\r
1997#define EFI_ACPI_6_1_EINJ_READ_REGISTER_VALUE 0x01\r
1998#define EFI_ACPI_6_1_EINJ_WRITE_REGISTER 0x02\r
1999#define EFI_ACPI_6_1_EINJ_WRITE_REGISTER_VALUE 0x03\r
2000#define EFI_ACPI_6_1_EINJ_NOOP 0x04\r
2001\r
2002///\r
2003/// EINJ Instruction Flags\r
2004///\r
2005#define EFI_ACPI_6_1_EINJ_PRESERVE_REGISTER 0x01\r
2006\r
2007///\r
2008/// EINJ Injection Instruction Entry\r
2009///\r
2010typedef struct {\r
2011 UINT8 InjectionAction;\r
2012 UINT8 Instruction;\r
2013 UINT8 Flags;\r
2014 UINT8 Reserved0;\r
2015 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE RegisterRegion;\r
2016 UINT64 Value;\r
2017 UINT64 Mask;\r
2018} EFI_ACPI_6_1_EINJ_INJECTION_INSTRUCTION_ENTRY;\r
2019\r
2020///\r
2021/// EINJ Trigger Action Table\r
2022///\r
2023typedef struct {\r
2024 UINT32 HeaderSize;\r
2025 UINT32 Revision;\r
2026 UINT32 TableSize;\r
2027 UINT32 EntryCount;\r
2028} EFI_ACPI_6_1_EINJ_TRIGGER_ACTION_TABLE;\r
2029\r
2030///\r
2031/// Platform Communications Channel Table (PCCT)\r
2032///\r
2033typedef struct {\r
2034 EFI_ACPI_DESCRIPTION_HEADER Header;\r
2035 UINT32 Flags;\r
2036 UINT64 Reserved;\r
2037} EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL_TABLE_HEADER;\r
2038\r
2039///\r
2040/// PCCT Version (as defined in ACPI 6.1 spec.)\r
2041///\r
2042#define EFI_ACPI_6_1_PLATFORM_COMMUNICATION_CHANNEL_TABLE_REVISION 0x01\r
2043\r
2044///\r
2045/// PCCT Global Flags\r
2046///\r
2047#define EFI_ACPI_6_1_PCCT_FLAGS_SCI_DOORBELL BIT0\r
2048\r
2049//\r
2050// PCCT Subspace type\r
2051//\r
2052#define EFI_ACPI_6_1_PCCT_SUBSPACE_TYPE_GENERIC 0x00\r
2053\r
2054///\r
2055/// PCC Subspace Structure Header\r
2056///\r
2057typedef struct {\r
2058 UINT8 Type;\r
2059 UINT8 Length;\r
2060} EFI_ACPI_6_1_PCCT_SUBSPACE_HEADER;\r
2061\r
2062///\r
2063/// Generic Communications Subspace Structure\r
2064///\r
2065typedef struct {\r
2066 UINT8 Type;\r
2067 UINT8 Length;\r
2068 UINT8 Reserved[6];\r
2069 UINT64 BaseAddress;\r
2070 UINT64 AddressLength;\r
2071 EFI_ACPI_6_1_GENERIC_ADDRESS_STRUCTURE DoorbellRegister;\r
2072 UINT64 DoorbellPreserve;\r
2073 UINT64 DoorbellWrite;\r
2074 UINT32 NominalLatency;\r
2075 UINT32 MaximumPeriodicAccessRate;\r
2076 UINT16 MinimumRequestTurnaroundTime;\r
2077} EFI_ACPI_6_1_PCCT_SUBSPACE_GENERIC;\r
2078\r
2079///\r
2080/// Generic Communications Channel Shared Memory Region\r
2081///\r
2082\r
2083typedef struct {\r
2084 UINT8 Command;\r
2085 UINT8 Reserved:7;\r
2086 UINT8 GenerateSci:1;\r
2087} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_COMMAND;\r
2088\r
2089typedef struct {\r
2090 UINT8 CommandComplete:1;\r
2091 UINT8 SciDoorbell:1;\r
2092 UINT8 Error:1;\r
2093 UINT8 PlatformNotification:1; \r
2094 UINT8 Reserved:4;\r
2095 UINT8 Reserved1;\r
2096} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_STATUS;\r
2097\r
2098typedef struct {\r
2099 UINT32 Signature;\r
2100 EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_COMMAND Command;\r
2101 EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_STATUS Status;\r
2102} EFI_ACPI_6_1_PCCT_GENERIC_SHARED_MEMORY_REGION_HEADER;\r
2103\r
2104//\r
2105// Known table signatures\r
2106//\r
2107\r
2108///\r
2109/// "RSD PTR " Root System Description Pointer\r
2110///\r
2111#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_POINTER_SIGNATURE SIGNATURE_64('R', 'S', 'D', ' ', 'P', 'T', 'R', ' ') \r
2112\r
2113///\r
2114/// "APIC" Multiple APIC Description Table\r
2115///\r
2116#define EFI_ACPI_6_1_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('A', 'P', 'I', 'C')\r
2117\r
2118///\r
2119/// "BERT" Boot Error Record Table\r
2120///\r
2121#define EFI_ACPI_6_1_BOOT_ERROR_RECORD_TABLE_SIGNATURE SIGNATURE_32('B', 'E', 'R', 'T')\r
2122\r
2123///\r
2124/// "BGRT" Boot Graphics Resource Table\r
2125///\r
2126#define EFI_ACPI_6_1_BOOT_GRAPHICS_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('B', 'G', 'R', 'T')\r
2127\r
2128///\r
2129/// "CPEP" Corrected Platform Error Polling Table\r
2130///\r
2131#define EFI_ACPI_6_1_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_SIGNATURE SIGNATURE_32('C', 'P', 'E', 'P')\r
2132\r
2133///\r
2134/// "DSDT" Differentiated System Description Table\r
2135///\r
2136#define EFI_ACPI_6_1_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('D', 'S', 'D', 'T')\r
2137\r
2138///\r
2139/// "ECDT" Embedded Controller Boot Resources Table\r
2140///\r
2141#define EFI_ACPI_6_1_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_SIGNATURE SIGNATURE_32('E', 'C', 'D', 'T')\r
2142\r
2143///\r
2144/// "EINJ" Error Injection Table\r
2145///\r
2146#define EFI_ACPI_6_1_ERROR_INJECTION_TABLE_SIGNATURE SIGNATURE_32('E', 'I', 'N', 'J')\r
2147\r
2148///\r
2149/// "ERST" Error Record Serialization Table\r
2150///\r
2151#define EFI_ACPI_6_1_ERROR_RECORD_SERIALIZATION_TABLE_SIGNATURE SIGNATURE_32('E', 'R', 'S', 'T')\r
2152\r
2153///\r
2154/// "FACP" Fixed ACPI Description Table\r
2155///\r
2156#define EFI_ACPI_6_1_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('F', 'A', 'C', 'P')\r
2157\r
2158///\r
2159/// "FACS" Firmware ACPI Control Structure\r
2160///\r
2161#define EFI_ACPI_6_1_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE SIGNATURE_32('F', 'A', 'C', 'S')\r
2162\r
2163///\r
2164/// "FPDT" Firmware Performance Data Table\r
2165///\r
2166#define EFI_ACPI_6_1_FIRMWARE_PERFORMANCE_DATA_TABLE_SIGNATURE SIGNATURE_32('F', 'P', 'D', 'T')\r
2167\r
2168///\r
2169/// "GTDT" Generic Timer Description Table\r
2170///\r
2171#define EFI_ACPI_6_1_GENERIC_TIMER_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('G', 'T', 'D', 'T')\r
2172\r
2173///\r
2174/// "HEST" Hardware Error Source Table\r
2175///\r
2176#define EFI_ACPI_6_1_HARDWARE_ERROR_SOURCE_TABLE_SIGNATURE SIGNATURE_32('H', 'E', 'S', 'T')\r
2177\r
2178///\r
2179/// "MPST" Memory Power State Table\r
2180///\r
2181#define EFI_ACPI_6_1_MEMORY_POWER_STATE_TABLE_SIGNATURE SIGNATURE_32('M', 'P', 'S', 'T')\r
2182\r
2183///\r
2184/// "MSCT" Maximum System Characteristics Table\r
2185///\r
2186#define EFI_ACPI_6_1_MAXIMUM_SYSTEM_CHARACTERISTICS_TABLE_SIGNATURE SIGNATURE_32('M', 'S', 'C', 'T')\r
2187\r
2188///\r
2189/// "NFIT" NVDIMM Firmware Interface Table\r
2190///\r
2191#define EFI_ACPI_6_1_NVDIMM_FIRMWARE_INTERFACE_TABLE_STRUCTURE_SIGNATURE SIGNATURE_32('N', 'F', 'I', 'T')\r
2192\r
2193///\r
2194/// "PMTT" Platform Memory Topology Table\r
2195///\r
2196#define EFI_ACPI_6_1_PLATFORM_MEMORY_TOPOLOGY_TABLE_SIGNATURE SIGNATURE_32('P', 'M', 'T', 'T')\r
2197\r
2198///\r
2199/// "PSDT" Persistent System Description Table\r
2200///\r
2201#define EFI_ACPI_6_1_PERSISTENT_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('P', 'S', 'D', 'T')\r
2202\r
2203///\r
2204/// "RASF" ACPI RAS Feature Table\r
2205///\r
2206#define EFI_ACPI_6_1_ACPI_RAS_FEATURE_TABLE_SIGNATURE SIGNATURE_32('R', 'A', 'S', 'F')\r
2207\r
2208///\r
2209/// "RSDT" Root System Description Table\r
2210///\r
2211#define EFI_ACPI_6_1_ROOT_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('R', 'S', 'D', 'T')\r
2212\r
2213///\r
2214/// "SBST" Smart Battery Specification Table\r
2215///\r
2216#define EFI_ACPI_6_1_SMART_BATTERY_SPECIFICATION_TABLE_SIGNATURE SIGNATURE_32('S', 'B', 'S', 'T')\r
2217\r
2218///\r
2219/// "SLIT" System Locality Information Table\r
2220///\r
2221#define EFI_ACPI_6_1_SYSTEM_LOCALITY_INFORMATION_TABLE_SIGNATURE SIGNATURE_32('S', 'L', 'I', 'T')\r
2222\r
2223///\r
2224/// "SRAT" System Resource Affinity Table\r
2225///\r
2226#define EFI_ACPI_6_1_SYSTEM_RESOURCE_AFFINITY_TABLE_SIGNATURE SIGNATURE_32('S', 'R', 'A', 'T')\r
2227\r
2228///\r
2229/// "SSDT" Secondary System Description Table\r
2230///\r
2231#define EFI_ACPI_6_1_SECONDARY_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('S', 'S', 'D', 'T')\r
2232\r
2233///\r
2234/// "XSDT" Extended System Description Table\r
2235///\r
2236#define EFI_ACPI_6_1_EXTENDED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('X', 'S', 'D', 'T')\r
2237\r
2238///\r
2239/// "BOOT" MS Simple Boot Spec\r
2240///\r
2241#define EFI_ACPI_6_1_SIMPLE_BOOT_FLAG_TABLE_SIGNATURE SIGNATURE_32('B', 'O', 'O', 'T')\r
2242\r
2243///\r
2244/// "CSRT" MS Core System Resource Table\r
2245///\r
2246#define EFI_ACPI_6_1_CORE_SYSTEM_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('C', 'S', 'R', 'T')\r
2247\r
2248///\r
2249/// "DBG2" MS Debug Port 2 Spec\r
2250///\r
2251#define EFI_ACPI_6_1_DEBUG_PORT_2_TABLE_SIGNATURE SIGNATURE_32('D', 'B', 'G', '2')\r
2252\r
2253///\r
2254/// "DBGP" MS Debug Port Spec\r
2255///\r
2256#define EFI_ACPI_6_1_DEBUG_PORT_TABLE_SIGNATURE SIGNATURE_32('D', 'B', 'G', 'P')\r
2257\r
2258///\r
2259/// "DMAR" DMA Remapping Table\r
2260///\r
2261#define EFI_ACPI_6_1_DMA_REMAPPING_TABLE_SIGNATURE SIGNATURE_32('D', 'M', 'A', 'R')\r
2262\r
2263///\r
2264/// "DRTM" Dynamic Root of Trust for Measurement Table\r
2265///\r
2266#define EFI_ACPI_6_1_DYNAMIC_ROOT_OF_TRUST_FOR_MEASUREMENT_TABLE_SIGNATURE SIGNATURE_32('D', 'R', 'T', 'M')\r
2267\r
2268///\r
2269/// "ETDT" Event Timer Description Table\r
2270///\r
2271#define EFI_ACPI_6_1_EVENT_TIMER_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('E', 'T', 'D', 'T')\r
2272\r
2273///\r
2274/// "HPET" IA-PC High Precision Event Timer Table\r
2275///\r
2276#define EFI_ACPI_6_1_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE SIGNATURE_32('H', 'P', 'E', 'T')\r
2277\r
2278///\r
2279/// "iBFT" iSCSI Boot Firmware Table\r
2280///\r
2281#define EFI_ACPI_6_1_ISCSI_BOOT_FIRMWARE_TABLE_SIGNATURE SIGNATURE_32('i', 'B', 'F', 'T')\r
2282\r
2283///\r
2284/// "IORT" Interrupt Source Override\r
2285///\r
2286#define EFI_ACPI_6_1_INTERRUPT_SOURCE_OVERRIDE_SIGNATURE SIGNATURE_32('I', 'O', 'R', 'T')\r
2287\r
2288///\r
2289/// "IVRS" I/O Virtualization Reporting Structure\r
2290///\r
2291#define EFI_ACPI_6_1_IO_VIRTUALIZATION_REPORTING_STRUCTURE_SIGNATURE SIGNATURE_32('I', 'V', 'R', 'S')\r
2292\r
2293///\r
2294/// "LPIT" Low Power Idle Table\r
2295///\r
2296#define EFI_ACPI_6_1_LOW_POWER_IDLE_TABLE_STRUCTURE_SIGNATURE SIGNATURE_32('L', 'P', 'I', 'T')\r
2297\r
2298///\r
2299/// "MCFG" PCI Express Memory Mapped Configuration Space Base Address Description Table\r
2300///\r
2301#define EFI_ACPI_6_1_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE SIGNATURE_32('M', 'C', 'F', 'G')\r
2302\r
2303///\r
2304/// "MCHI" Management Controller Host Interface Table\r
2305///\r
2306#define EFI_ACPI_6_1_MANAGEMENT_CONTROLLER_HOST_INTERFACE_TABLE_SIGNATURE SIGNATURE_32('M', 'C', 'H', 'I')\r
2307\r
2308///\r
2309/// "MSDM" MS Data Management Table\r
2310///\r
2311#define EFI_ACPI_6_1_DATA_MANAGEMENT_TABLE_SIGNATURE SIGNATURE_32('M', 'S', 'D', 'M')\r
2312\r
2313///\r
2314/// "SLIC" MS Software Licensing Table Specification\r
2315///\r
2316#define EFI_ACPI_6_1_SOFTWARE_LICENSING_TABLE_SIGNATURE SIGNATURE_32('S', 'L', 'I', 'C')\r
2317\r
2318///\r
2319/// "SPCR" Serial Port Concole Redirection Table\r
2320///\r
2321#define EFI_ACPI_6_1_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE_SIGNATURE SIGNATURE_32('S', 'P', 'C', 'R')\r
2322\r
2323///\r
2324/// "SPMI" Server Platform Management Interface Table\r
2325///\r
2326#define EFI_ACPI_6_1_SERVER_PLATFORM_MANAGEMENT_INTERFACE_TABLE_SIGNATURE SIGNATURE_32('S', 'P', 'M', 'I')\r
2327\r
2328///\r
2329/// "STAO" _STA Override Table\r
2330///\r
2331#define EFI_ACPI_6_1_STA_OVERRIDE_TABLE_SIGNATURE SIGNATURE_32('S', 'T', 'A', 'O')\r
2332\r
2333///\r
2334/// "TCPA" Trusted Computing Platform Alliance Capabilities Table\r
2335///\r
2336#define EFI_ACPI_6_1_TRUSTED_COMPUTING_PLATFORM_ALLIANCE_CAPABILITIES_TABLE_SIGNATURE SIGNATURE_32('T', 'C', 'P', 'A')\r
2337\r
2338///\r
2339/// "TPM2" Trusted Computing Platform 1 Table\r
2340///\r
2341#define EFI_ACPI_6_1_TRUSTED_COMPUTING_PLATFORM_2_TABLE_SIGNATURE SIGNATURE_32('T', 'P', 'M', '2')\r
2342\r
2343///\r
2344/// "UEFI" UEFI ACPI Data Table\r
2345///\r
2346#define EFI_ACPI_6_1_UEFI_ACPI_DATA_TABLE_SIGNATURE SIGNATURE_32('U', 'E', 'F', 'I')\r
2347\r
2348///\r
2349/// "WAET" Windows ACPI Emulated Devices Table\r
2350///\r
2351#define EFI_ACPI_6_1_WINDOWS_ACPI_EMULATED_DEVICES_TABLE_SIGNATURE SIGNATURE_32('W', 'A', 'E', 'T')\r
2352\r
2353///\r
2354/// "WDAT" Watchdog Action Table\r
2355///\r
2356#define EFI_ACPI_6_1_WATCHDOG_ACTION_TABLE_SIGNATURE SIGNATURE_32('W', 'D', 'A', 'T')\r
2357\r
2358///\r
2359/// "WDRT" Watchdog Resource Table\r
2360///\r
2361#define EFI_ACPI_6_1_WATCHDOG_RESOURCE_TABLE_SIGNATURE SIGNATURE_32('W', 'D', 'R', 'T')\r
2362\r
2363///\r
2364/// "WPBT" MS Platform Binary Table\r
2365///\r
2366#define EFI_ACPI_6_1_PLATFORM_BINARY_TABLE_SIGNATURE SIGNATURE_32('W', 'P', 'B', 'T')\r
2367\r
2368///\r
2369/// "XENV" Xen Project Table\r
2370///\r
2371#define EFI_ACPI_6_1_XEN_PROJECT_TABLE_SIGNATURE SIGNATURE_32('X', 'E', 'N', 'V')\r
2372\r
2373#pragma pack()\r
2374\r
2375#endif\r
EFI Development Kit II mirror for PVE