]> git.proxmox.com Git - mirror_edk2.git/blame - Omap35xxPkg/Include/Omap3530/Omap3530Timer.h
Omap35xxPkg, BeagleBoardPkg: Use Pcd for INTERRUPT_BASE
[mirror_edk2.git] / Omap35xxPkg / Include / Omap3530 / Omap3530Timer.h
CommitLineData
1e57a462 1/** @file\r
2\r
3 Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
4\r
5 This program and the accompanying materials\r
6 are licensed and made available under the terms and conditions of the BSD License\r
7 which accompanies this distribution. The full text of the license may be found at\r
8 http://opensource.org/licenses/bsd-license.php\r
9\r
10 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
11 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
12\r
13**/\r
14\r
15#ifndef __OMAP3530TIMER_H__\r
16#define __OMAP3530TIMER_H__\r
17\r
18#define GPTIMER1_BASE (0x48313000)\r
19#define GPTIMER2_BASE (0x49032000)\r
20#define GPTIMER3_BASE (0x49034000)\r
21#define GPTIMER4_BASE (0x49036000)\r
22#define GPTIMER5_BASE (0x49038000)\r
23#define GPTIMER6_BASE (0x4903A000)\r
24#define GPTIMER7_BASE (0x4903C000)\r
25#define GPTIMER8_BASE (0x4903E000)\r
26#define GPTIMER9_BASE (0x49040000)\r
27#define GPTIMER10_BASE (0x48086000)\r
28#define GPTIMER11_BASE (0x48088000)\r
29#define GPTIMER12_BASE (0x48304000)\r
30#define WDTIMER2_BASE (0x48314000)\r
31\r
32#define GPTIMER_TIOCP_CFG (0x0010)\r
33#define GPTIMER_TISTAT (0x0014)\r
34#define GPTIMER_TISR (0x0018)\r
35#define GPTIMER_TIER (0x001C)\r
36#define GPTIMER_TWER (0x0020)\r
37#define GPTIMER_TCLR (0x0024)\r
38#define GPTIMER_TCRR (0x0028)\r
39#define GPTIMER_TLDR (0x002C)\r
40#define GPTIMER_TTGR (0x0030)\r
41#define GPTIMER_TWPS (0x0034)\r
42#define GPTIMER_TMAR (0x0038)\r
43#define GPTIMER_TCAR1 (0x003C)\r
44#define GPTIMER_TSICR (0x0040)\r
45#define GPTIMER_TCAR2 (0x0044)\r
46#define GPTIMER_TPIR (0x0048)\r
47#define GPTIMER_TNIR (0x004C)\r
48#define GPTIMER_TCVR (0x0050)\r
49#define GPTIMER_TOCR (0x0054)\r
50#define GPTIMER_TOWR (0x0058)\r
51\r
52#define WSPR (0x048)\r
53\r
54#define TISR_TCAR_IT_FLAG_MASK BIT2\r
55#define TISR_OVF_IT_FLAG_MASK BIT1\r
56#define TISR_MAT_IT_FLAG_MASK BIT0\r
57#define TISR_ALL_INTERRUPT_MASK (TISR_TCAR_IT_FLAG_MASK | TISR_OVF_IT_FLAG_MASK | TISR_MAT_IT_FLAG_MASK)\r
58\r
59#define TISR_TCAR_IT_FLAG_NOT_PENDING (0UL << 2)\r
60#define TISR_OVF_IT_FLAG_NOT_PENDING (0UL << 1)\r
61#define TISR_MAT_IT_FLAG_NOT_PENDING (0UL << 0)\r
62#define TISR_NO_INTERRUPTS_PENDING (TISR_TCAR_IT_FLAG_NOT_PENDING | TISR_OVF_IT_FLAG_NOT_PENDING | TISR_MAT_IT_FLAG_NOT_PENDING)\r
63\r
64#define TISR_TCAR_IT_FLAG_CLEAR BIT2\r
65#define TISR_OVF_IT_FLAG_CLEAR BIT1\r
66#define TISR_MAT_IT_FLAG_CLEAR BIT0\r
67#define TISR_CLEAR_ALL (TISR_TCAR_IT_FLAG_CLEAR | TISR_OVF_IT_FLAG_CLEAR | TISR_MAT_IT_FLAG_CLEAR)\r
68\r
69#define TCLR_AR_AUTORELOAD BIT1\r
70#define TCLR_AR_ONESHOT (0UL << 1)\r
71#define TCLR_ST_ON BIT0\r
72#define TCLR_ST_OFF (0UL << 0)\r
73\r
74#define TIER_TCAR_IT_ENABLE (BIT2\r
75#define TIER_TCAR_IT_DISABLE (0UL << 2)\r
76#define TIER_OVF_IT_ENABLE BIT1\r
77#define TIER_OVF_IT_DISABLE (0UL << 1)\r
78#define TIER_MAT_IT_ENABLE BIT0\r
79#define TIER_MAT_IT_DISABLE (0UL << 0)\r
80\r
81#endif // __OMAP3530TIMER_H__\r
82\r