]>
Commit | Line | Data |
---|---|---|
43263288 | 1 | /** @file\r |
2 | Debug Agent timer lib for OMAP 35xx.\r | |
3 | \r | |
4 | Copyright (c) 2008-2010, Apple Inc. All rights reserved.\r | |
5 | \r | |
6 | All rights reserved. This program and the accompanying materials\r | |
7 | are licensed and made available under the terms and conditions of the BSD License\r | |
8 | which accompanies this distribution. The full text of the license may be found at\r | |
9 | http://opensource.org/licenses/bsd-license.php\r | |
10 | \r | |
11 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
12 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
13 | \r | |
14 | **/\r | |
15 | #include <Base.h>\r | |
16 | #include <Library/BaseLib.h> | |
17 | #include <Library/IoLib.h> | |
18 | #include <Library/OmapLib.h> | |
19 | #include <Library/ArmLib.h>\r | |
20 | #include <Library/PcdLib.h> | |
21 | \r | |
22 | #include <Omap3530/Omap3530.h> | |
23 | \r | |
24 | \r | |
25 | volatile UINT32 gVector;\r | |
26 | ||
27 | // Cached registers | |
28 | volatile UINT32 gTISR; | |
29 | volatile UINT32 gTCLR; | |
30 | volatile UINT32 gTLDR; | |
31 | volatile UINT32 gTCRR; | |
32 | volatile UINT32 gTIER; | |
33 | \r | |
34 | VOID\r | |
35 | EnableInterruptSource (\r | |
36 | VOID\r | |
37 | )\r | |
38 | {\r | |
39 | UINTN Bank;\r | |
40 | UINTN Bit;\r | |
41 | \r | |
42 | // Map vector to FIQ, IRQ is default\r | |
43 | MmioWrite32 (INTCPS_ILR (gVector), 1);\r | |
44 | \r | |
45 | Bank = gVector / 32;\r | |
46 | Bit = 1UL << (gVector % 32);\r | |
47 | \r | |
48 | MmioWrite32 (INTCPS_MIR_CLEAR(Bank), Bit);\r | |
49 | }\r | |
50 | \r | |
51 | VOID\r | |
52 | DisableInterruptSource (\r | |
53 | VOID\r | |
54 | )\r | |
55 | {\r | |
56 | UINTN Bank;\r | |
57 | UINTN Bit;\r | |
58 | \r | |
59 | Bank = gVector / 32;\r | |
60 | Bit = 1UL << (gVector % 32); \r | |
61 | \r | |
62 | MmioWrite32 (INTCPS_MIR_SET(Bank), Bit);\r | |
63 | }\r | |
64 | \r | |
65 | \r | |
66 | \r | |
67 | /**\r | |
68 | Setup all the hardware needed for the debug agents timer.\r | |
69 | \r | |
70 | This function is used to set up debug enviroment. It may enable interrupts.\r | |
71 | \r | |
72 | **/\r | |
73 | VOID\r | |
74 | EFIAPI\r | |
75 | DebugAgentTimerIntialize (\r | |
76 | VOID\r | |
77 | )\r | |
78 | {\r | |
79 | UINT32 TimerBaseAddress;\r | |
9e4f210c | 80 | UINT32 TimerNumber;\r |
43263288 | 81 | \r |
9e4f210c | 82 | TimerNumber = PcdGet32(PcdOmap35xxDebugAgentTimer);\r |
83 | gVector = InterruptVectorForTimer (TimerNumber); | |
43263288 | 84 | \r |
85 | // Set up the timer registers | |
9e4f210c | 86 | TimerBaseAddress = TimerBase (TimerNumber); |
43263288 | 87 | gTISR = TimerBaseAddress + GPTIMER_TISR; |
88 | gTCLR = TimerBaseAddress + GPTIMER_TCLR; | |
89 | gTLDR = TimerBaseAddress + GPTIMER_TLDR; | |
90 | gTCRR = TimerBaseAddress + GPTIMER_TCRR; | |
91 | gTIER = TimerBaseAddress + GPTIMER_TIER; | |
92 | \r | |
9e4f210c | 93 | if ((TimerNumber < 2) || (TimerNumber > 9)) {\r |
94 | // This code assumes one the General Purpose timers is used\r | |
95 | // GPT2 - GPT9\r | |
96 | CpuDeadLoop ();\r | |
97 | }\r | |
98 | // Set source clock for GPT2 - GPT9 to SYS_CLK\r | |
99 | MmioOr32 (CM_CLKSEL_PER, 1 << (TimerNumber - 2)); \r | |
100 | \r | |
43263288 | 101 | }\r |
102 | \r | |
103 | \r | |
104 | /**\r | |
105 | Set the period for the debug agent timer. Zero means disable the timer.\r | |
106 | \r | |
107 | @param[in] TimerPeriodMilliseconds Frequency of the debug agent timer.\r | |
108 | \r | |
109 | **/ \r | |
110 | VOID\r | |
111 | EFIAPI\r | |
112 | DebugAgentTimerSetPeriod (\r | |
113 | IN UINT32 TimerPeriodMilliseconds\r | |
114 | )\r | |
115 | {\r | |
116 | UINT64 TimerCount; | |
117 | INT32 LoadValue; | |
118 | ||
119 | if (TimerPeriodMilliseconds == 0) { | |
120 | // Turn off GPTIMER3 | |
121 | MmioWrite32 (gTCLR, TCLR_ST_OFF); | |
122 | ||
123 | DisableInterruptSource (); | |
124 | } else { | |
125 | // Calculate required timer count | |
126 | TimerCount = DivU64x32(TimerPeriodMilliseconds * 1000000, PcdGet32(PcdDebugAgentTimerFreqNanoSeconds)); | |
127 | ||
128 | // Set GPTIMER5 Load register | |
129 | LoadValue = (INT32) -TimerCount; | |
130 | MmioWrite32 (gTLDR, LoadValue); | |
131 | MmioWrite32 (gTCRR, LoadValue); | |
132 | ||
133 | // Enable Overflow interrupt | |
134 | MmioWrite32 (gTIER, TIER_TCAR_IT_DISABLE | TIER_OVF_IT_ENABLE | TIER_MAT_IT_DISABLE); | |
135 | ||
136 | // Turn on GPTIMER3, it will reload at overflow | |
137 | MmioWrite32 (gTCLR, TCLR_AR_AUTORELOAD | TCLR_ST_ON); | |
138 | ||
139 | EnableInterruptSource (); | |
140 | } | |
141 | }\r | |
142 | \r | |
143 | \r | |
144 | /**\r | |
145 | Perform End Of Interrupt for the debug agent timer. This is called in the \r | |
146 | interrupt handler after the interrupt has been processed. \r | |
147 | \r | |
148 | **/ \r | |
149 | VOID\r | |
150 | EFIAPI\r | |
151 | DebugAgentTimerEndOfInterrupt (\r | |
152 | VOID\r | |
153 | )\r | |
154 | {\r | |
155 | // Clear all timer interrupts | |
156 | MmioWrite32 (gTISR, TISR_CLEAR_ALL); | |
157 | ||
158 | // Poll interrupt status bits to ensure clearing | |
159 | while ((MmioRead32 (gTISR) & TISR_ALL_INTERRUPT_MASK) != TISR_NO_INTERRUPTS_PENDING);\r | |
160 | \r | |
161 | MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWFIQAGR);\r | |
162 | ArmDataSyncronizationBarrier ();\r | |
163 | \r | |
164 | }\r | |
9e4f210c | 165 | \r |
43263288 | 166 |