Commit | Line | Data |
---|---|---|
57bcfc3b MX |
1 | /** @file\r |
2 | PlatformInitLib header file.\r | |
3 | \r | |
4 | Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>\r | |
5 | SPDX-License-Identifier: BSD-2-Clause-Patent\r | |
6 | \r | |
7 | **/\r | |
8 | \r | |
9 | #ifndef PLATFORM_INIT_LIB_H_\r | |
10 | #define PLATFORM_INIT_LIB_H_\r | |
11 | \r | |
12 | #include <PiPei.h>\r | |
13 | \r | |
14 | #pragma pack(1)\r | |
15 | typedef struct {\r | |
16 | EFI_HOB_GUID_TYPE GuidHeader;\r | |
17 | UINT16 HostBridgeDevId;\r | |
18 | \r | |
19 | UINT64 PcdConfidentialComputingGuestAttr;\r | |
20 | BOOLEAN SevEsIsEnabled;\r | |
21 | \r | |
22 | UINT32 BootMode;\r | |
23 | BOOLEAN S3Supported;\r | |
24 | \r | |
25 | BOOLEAN SmmSmramRequire;\r | |
26 | BOOLEAN Q35SmramAtDefaultSmbase;\r | |
27 | UINT16 Q35TsegMbytes;\r | |
28 | \r | |
124b7650 | 29 | UINT32 LowMemory;\r |
57bcfc3b MX |
30 | UINT64 FirstNonAddress;\r |
31 | UINT8 PhysMemAddressWidth;\r | |
32 | UINT32 Uc32Base;\r | |
33 | UINT32 Uc32Size;\r | |
34 | \r | |
35 | BOOLEAN PcdSetNxForStack;\r | |
36 | UINT64 PcdTdxSharedBitMask;\r | |
37 | \r | |
38 | UINT64 PcdPciMmio64Base;\r | |
39 | UINT64 PcdPciMmio64Size;\r | |
40 | UINT32 PcdPciMmio32Base;\r | |
41 | UINT32 PcdPciMmio32Size;\r | |
42 | UINT64 PcdPciIoBase;\r | |
43 | UINT64 PcdPciIoSize;\r | |
44 | \r | |
45 | UINT64 PcdEmuVariableNvStoreReserved;\r | |
46 | UINT32 PcdCpuBootLogicalProcessorNumber;\r | |
47 | UINT32 PcdCpuMaxLogicalProcessorNumber;\r | |
48 | UINT32 DefaultMaxCpuNumber;\r | |
49 | \r | |
50 | UINT32 S3AcpiReservedMemoryBase;\r | |
51 | UINT32 S3AcpiReservedMemorySize;\r | |
f6a196c7 GH |
52 | \r |
53 | UINT64 FeatureControlValue;\r | |
cda98df1 GH |
54 | \r |
55 | BOOLEAN QemuFwCfgChecked;\r | |
56 | BOOLEAN QemuFwCfgSupported;\r | |
57 | BOOLEAN QemuFwCfgDmaSupported;\r | |
57bcfc3b MX |
58 | } EFI_HOB_PLATFORM_INFO;\r |
59 | #pragma pack()\r | |
60 | \r | |
61 | /**\r | |
62 | Reads 8-bits of CMOS data.\r | |
63 | \r | |
64 | Reads the 8-bits of CMOS data at the location specified by Index.\r | |
65 | The 8-bit read value is returned.\r | |
66 | \r | |
67 | @param Index The CMOS location to read.\r | |
68 | \r | |
69 | @return The value read.\r | |
70 | \r | |
71 | **/\r | |
72 | UINT8\r | |
73 | EFIAPI\r | |
74 | PlatformCmosRead8 (\r | |
75 | IN UINTN Index\r | |
76 | );\r | |
77 | \r | |
78 | /**\r | |
79 | Writes 8-bits of CMOS data.\r | |
80 | \r | |
81 | Writes 8-bits of CMOS data to the location specified by Index\r | |
82 | with the value specified by Value and returns Value.\r | |
83 | \r | |
84 | @param Index The CMOS location to write.\r | |
85 | @param Value The value to write to CMOS.\r | |
86 | \r | |
87 | @return The value written to CMOS.\r | |
88 | \r | |
89 | **/\r | |
90 | UINT8\r | |
91 | EFIAPI\r | |
92 | PlatformCmosWrite8 (\r | |
93 | IN UINTN Index,\r | |
94 | IN UINT8 Value\r | |
95 | );\r | |
96 | \r | |
97 | /**\r | |
98 | Dump the CMOS content\r | |
99 | */\r | |
100 | VOID\r | |
101 | EFIAPI\r | |
102 | PlatformDebugDumpCmos (\r | |
103 | VOID\r | |
104 | );\r | |
105 | \r | |
102cafed MX |
106 | VOID\r |
107 | EFIAPI\r | |
108 | PlatformAddIoMemoryBaseSizeHob (\r | |
109 | IN EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
110 | IN UINT64 MemorySize\r | |
111 | );\r | |
112 | \r | |
113 | VOID\r | |
114 | EFIAPI\r | |
115 | PlatformAddIoMemoryRangeHob (\r | |
116 | IN EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
117 | IN EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
118 | );\r | |
119 | \r | |
120 | VOID\r | |
121 | EFIAPI\r | |
122 | PlatformAddMemoryBaseSizeHob (\r | |
123 | IN EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
124 | IN UINT64 MemorySize\r | |
125 | );\r | |
126 | \r | |
127 | VOID\r | |
128 | EFIAPI\r | |
129 | PlatformAddMemoryRangeHob (\r | |
130 | IN EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
131 | IN EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
132 | );\r | |
133 | \r | |
134 | VOID\r | |
135 | EFIAPI\r | |
136 | PlatformAddReservedMemoryBaseSizeHob (\r | |
137 | IN EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
138 | IN UINT64 MemorySize,\r | |
139 | IN BOOLEAN Cacheable\r | |
140 | );\r | |
141 | \r | |
10460942 MX |
142 | VOID\r |
143 | EFIAPI\r | |
144 | PlatformQemuUc32BaseInitialization (\r | |
145 | IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
146 | );\r | |
147 | \r | |
124b7650 | 148 | VOID\r |
10460942 MX |
149 | EFIAPI\r |
150 | PlatformGetSystemMemorySizeBelow4gb (\r | |
151 | IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
152 | );\r | |
153 | \r | |
154 | /**\r | |
155 | Initialize the PhysMemAddressWidth field in PlatformInfoHob based on guest RAM size.\r | |
156 | **/\r | |
157 | VOID\r | |
158 | EFIAPI\r | |
159 | PlatformAddressWidthInitialization (\r | |
160 | IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
161 | );\r | |
162 | \r | |
163 | /**\r | |
164 | Peform Memory Detection for QEMU / KVM\r | |
165 | \r | |
166 | **/\r | |
167 | VOID\r | |
168 | EFIAPI\r | |
169 | PlatformQemuInitializeRam (\r | |
170 | IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
171 | );\r | |
172 | \r | |
173 | VOID\r | |
174 | EFIAPI\r | |
175 | PlatformQemuInitializeRamForS3 (\r | |
176 | IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
177 | );\r | |
178 | \r | |
96047b66 MX |
179 | VOID\r |
180 | EFIAPI\r | |
181 | PlatformMemMapInitialization (\r | |
182 | IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
183 | );\r | |
184 | \r | |
185 | /**\r | |
186 | * Fetch "opt/ovmf/PcdSetNxForStack" from QEMU\r | |
187 | *\r | |
188 | * @param Setting The pointer to the setting of "/opt/ovmf/PcdSetNxForStack".\r | |
189 | * @return EFI_SUCCESS Successfully fetch the settings.\r | |
190 | */\r | |
191 | EFI_STATUS\r | |
192 | EFIAPI\r | |
193 | PlatformNoexecDxeInitialization (\r | |
194 | IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
195 | );\r | |
196 | \r | |
197 | VOID\r | |
198 | EFIAPI\r | |
199 | PlatformMiscInitialization (\r | |
200 | IN EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
201 | );\r | |
202 | \r | |
203 | /**\r | |
204 | Fetch the boot CPU count and the possible CPU count from QEMU, and expose\r | |
205 | them to UefiCpuPkg modules.\r | |
206 | **/\r | |
207 | VOID\r | |
208 | EFIAPI\r | |
209 | PlatformMaxCpuCountInitialization (\r | |
210 | IN OUT EFI_HOB_PLATFORM_INFO *PlatformInfoHob\r | |
211 | );\r | |
212 | \r | |
e23f8f52 MX |
213 | /**\r |
214 | In Tdx guest, the system memory is passed in TdHob by host VMM. So\r | |
215 | the major task of PlatformTdxPublishRamRegions is to walk thru the\r | |
216 | TdHob list and transfer the ResourceDescriptorHob and MemoryAllocationHob\r | |
217 | to the hobs in DXE phase.\r | |
218 | \r | |
219 | MemoryAllocationHob should also be created for Mailbox and Ovmf work area.\r | |
220 | **/\r | |
221 | VOID\r | |
222 | EFIAPI\r | |
223 | PlatformTdxPublishRamRegions (\r | |
224 | VOID\r | |
225 | );\r | |
226 | \r | |
4f173db8 MX |
227 | /**\r |
228 | Check the integrity of NvVarStore.\r | |
229 | \r | |
230 | @param[in] NvVarStoreBase - A pointer to NvVarStore header\r | |
231 | @param[in] NvVarStoreSize - NvVarStore size\r | |
232 | \r | |
233 | @retval TRUE - The NvVarStore is valid.\r | |
234 | @retval FALSE - The NvVarStore is invalid.\r | |
235 | \r | |
236 | **/\r | |
237 | BOOLEAN\r | |
238 | EFIAPI\r | |
239 | PlatformValidateNvVarStore (\r | |
240 | IN UINT8 *NvVarStoreBase,\r | |
241 | IN UINT32 NvVarStoreSize\r | |
242 | );\r | |
243 | \r | |
244 | /**\r | |
245 | Allocate storage for NV variables early on so it will be\r | |
246 | at a consistent address. Since VM memory is preserved\r | |
247 | across reboots, this allows the NV variable storage to survive\r | |
248 | a VM reboot.\r | |
249 | \r | |
250 | *\r | |
251 | * @retval VOID* The pointer to the storage for NV Variables\r | |
252 | */\r | |
253 | VOID *\r | |
254 | EFIAPI\r | |
255 | PlatformReserveEmuVariableNvStore (\r | |
256 | VOID\r | |
257 | );\r | |
258 | \r | |
259 | /**\r | |
260 | When OVMF is lauched with -bios parameter, UEFI variables will be\r | |
261 | partially emulated, and non-volatile variables may lose their contents\r | |
262 | after a reboot. This makes the secure boot feature not working.\r | |
263 | \r | |
264 | This function is used to initialize the EmuVariableNvStore\r | |
265 | with the conent in PcdOvmfFlashNvStorageVariableBase.\r | |
266 | \r | |
267 | @param[in] EmuVariableNvStore - A pointer to EmuVariableNvStore\r | |
268 | \r | |
269 | @retval EFI_SUCCESS - Successfully init the EmuVariableNvStore\r | |
270 | @retval Others - As the error code indicates\r | |
271 | */\r | |
272 | EFI_STATUS\r | |
273 | EFIAPI\r | |
274 | PlatformInitEmuVariableNvStore (\r | |
275 | IN VOID *EmuVariableNvStore\r | |
276 | );\r | |
277 | \r | |
57bcfc3b | 278 | #endif // PLATFORM_INIT_LIB_H_\r |