]> git.proxmox.com Git - mirror_edk2.git/blame - OvmfPkg/OvmfPkg.fdf
projects / mirror_edk2.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
OVMF: Use optimized BaseMemoryLib libraries
[mirror_edk2.git] / OvmfPkg / OvmfPkg.fdf
CommitLineData
49ba9447 1#/** @file\r
2# Open Virtual Machine Firmware: FDF\r
3#\r
4# Copyright (c) 2006 - 2009, Intel Corporation\r
5#\r
6# All rights reserved. This program and the accompanying materials\r
7# are licensed and made available under the terms and conditions of the BSD License\r
8# which accompanies this distribution. The full text of the license may be found at\r
9# http://opensource.org/licenses/bsd-license.php\r
10#\r
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13#\r
14#**/\r
15\r
16################################################################################\r
17#\r
18# FD Section\r
19# The [FD] Section is made up of the definition statements and a\r
20# description of what goes into the Flash Device Image. Each FD section\r
21# defines one flash "device" image. A flash device image may be one of\r
22# the following: Removable media bootable image (like a boot floppy\r
23# image,) an Option ROM image (that would be "flashed" into an add-in\r
24# card,) a System "Flash" image (that would be burned into a system's\r
25# flash) or an Update ("Capsule") image that will be used to update and\r
26# existing system flash.\r
27#\r
28################################################################################\r
29[FD.OVMF]\r
30BaseAddress = 0xFFE00000 # The base address of the FLASH Device.\r
31Size = 0x00200000 # The size in bytes of the FLASH Device\r
32ErasePolarity = 1\r
33BlockSize = 0x10000\r
34NumBlocks = 0x20\r
35\r
36################################################################################\r
37#\r
38# Following are lists of FD Region layout which correspond to the locations of different\r
39# images within the flash device.\r
40#\r
41# Regions must be defined in ascending order and may not overlap.\r
42#\r
43# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
44# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
45# "0x" characters. Like:\r
46# Offset|Size\r
47# PcdOffsetCName|PcdSizeCName\r
48# RegionType <FV, DATA, or FILE>\r
49#\r
50################################################################################\r
510x0|0x200000\r
52gEfiUnixPkgTokenSpaceGuid.PcdUnixFlashFvRecoveryBase|gEfiUnixPkgTokenSpaceGuid.PcdUnixFlashFvRecoverySize\r
53FV = MAINFV\r
54\r
55################################################################################\r
56#\r
57# FV Section\r
58#\r
59# [FV] section is used to define what components or modules are placed within a flash\r
60# device file. This section also defines order the components and modules are positioned\r
61# within the image. The [FV] section consists of define statements, set statements and\r
62# module statements.\r
63#\r
64################################################################################\r
65[FV.DXEFV]\r
66BlockSize = 0x1000\r
67FvAlignment = 16 #FV alignment and FV attributes setting.\r
68ERASE_POLARITY = 1\r
69MEMORY_MAPPED = TRUE\r
70STICKY_WRITE = TRUE\r
71LOCK_CAP = TRUE\r
72LOCK_STATUS = TRUE\r
73WRITE_DISABLED_CAP = TRUE\r
74WRITE_ENABLED_CAP = TRUE\r
75WRITE_STATUS = TRUE\r
76WRITE_LOCK_CAP = TRUE\r
77WRITE_LOCK_STATUS = TRUE\r
78READ_DISABLED_CAP = TRUE\r
79READ_ENABLED_CAP = TRUE\r
80READ_STATUS = TRUE\r
81READ_LOCK_CAP = TRUE\r
82READ_LOCK_STATUS = TRUE\r
83\r
84#\r
85# Files to be placed in DXEFV\r
86#\r
87# This firmware volume will have files placed in it uncompressed,\r
88# and then then entire firmware volume will be compressed in a\r
89# single compression operation in order to achieve better\r
90# overall compression.\r
91#\r
92\r
93APRIORI DXE {\r
94 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
95 INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf\r
96}\r
97\r
98#\r
99# DXE Phase modules\r
100#\r
101INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
102\r
103INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntimeDxe.inf\r
104INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
105\r
106INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
107INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
108INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf\r
e471bf1f 109INF MdeModulePkg/Universal/EbcDxe/EbcDxe.inf
110INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
49ba9447 111INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf\r
afbb91aa 112INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
49ba9447 113INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
114INF PcAtChipsetPkg/8254TimerDxe/8254Timer.inf\r
115INF PcAtChipsetPkg/PciHostBridgeDxe/PciHostBridgeDxe.inf\r
4ad90a84 116INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
49ba9447 117INF PcAtChipsetPkg/KbcResetDxe/Reset.inf\r
118INF MdeModulePkg/Universal/Metronome/Metronome.inf\r
71095b27 119INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
49ba9447 120\r
27f58ea1 121INF OvmfPkg/EmuVariableFvbRuntimeDxe/Fvb.inf\r
122INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
123INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
49ba9447 124INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
125INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
126INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
127INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
128INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
129INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
130INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
131INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf\r
132INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
86fef5b4 133INF MdeModulePkg/Universal/PrintDxe/PrintDxe.inf\r
49ba9447 134INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
135INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
136INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
137INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
138INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
139INF IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/IdeBusDxe.inf\r
140INF PcAtChipsetPkg/Bus/Pci/IdeControllerDxe/IdeControllerDxe.inf\r
141INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
142INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
143\r
49ba9447 144INF PcAtChipsetPkg/IsaAcpiDxe/IsaAcpi.inf\r
145INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
146INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
147INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
148INF IntelFrameworkModulePkg/Bus/Isa/IsaFloppyDxe/IsaFloppyDxe.inf\r
149\r
150INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r
151INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf\r
152INF RuleOverride=ACPITABLE OvmfPkg/AcpiTables/AcpiTables.inf\r
153\r
154INF FatBinPkg/EnhancedFatDxe/Fat.inf\r
155\r
156INF EdkShellBinPkg/FullShell/FullShell.inf\r
157\r
d46f3632 158FILE FREEFORM = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLogoFile) {\r
49ba9447 159 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE { # LzmaCompress\r
160 SECTION RAW = MdeModulePkg/Logo/Logo.bmp\r
161 }\r
162 }\r
163\r
164################################################################################\r
165\r
166[FV.MAINFV]\r
167FvAlignment = 16\r
168ERASE_POLARITY = 1\r
169MEMORY_MAPPED = TRUE\r
170STICKY_WRITE = TRUE\r
171LOCK_CAP = TRUE\r
172LOCK_STATUS = TRUE\r
173WRITE_DISABLED_CAP = TRUE\r
174WRITE_ENABLED_CAP = TRUE\r
175WRITE_STATUS = TRUE\r
176WRITE_LOCK_CAP = TRUE\r
177WRITE_LOCK_STATUS = TRUE\r
178READ_DISABLED_CAP = TRUE\r
179READ_ENABLED_CAP = TRUE\r
180READ_STATUS = TRUE\r
181READ_LOCK_CAP = TRUE\r
182READ_LOCK_STATUS = TRUE\r
183\r
184#\r
185# Files to be placed in MAINFV\r
186#\r
187# This firmware volume will have all the files placed in it which\r
188# must not be compressed at the initial boot phase. The only\r
189# exception to this is the compressed 'DXEFV'.\r
190#\r
191\r
192APRIORI PEI {\r
193 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
194}\r
195\r
196#\r
197# SEC Phase modules\r
198#\r
199INF OvmfPkg/Sec/SecMain.inf\r
200\r
201#\r
202# PEI Phase modules\r
203#\r
204INF MdeModulePkg/Core/Pei/PeiMain.inf\r
d40d3ba4 205INF RuleOverride=NORELOC MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
206INF RuleOverride=NORELOC IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf\r
207INF RuleOverride=NORELOC OvmfPkg/PlatformPei/PlatformPei.inf\r
49ba9447 208INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
209\r
210#\r
211# This file contains the compressed 'DXEFV', which is compressed\r
212# in a single compression operation in order to achieve better\r
213# overall compression.\r
214#\r
215FILE FV_IMAGE = 20bc8ac9-94d1-4208-ab28-5d673fd73486 {\r
216 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE { # LzmaCompress\r
217 SECTION FV_IMAGE = DXEFV\r
218 }\r
219 }\r
220\r
221INF RuleOverride=RESET_VECTOR OvmfPkg/ResetVector/Bin/ResetVector.inf\r
222\r
223################################################################################\r
224#\r
225# Rules are use with the [FV] section's module INF type to define\r
226# how an FFS file is created for a given INF file. The following Rule are the default\r
227# rules for the different module type. User can add the customized rules to define the\r
228# content of the FFS file.\r
229#\r
230################################################################################\r
231\r
232[Rule.Common.PEI_CORE]\r
233 FILE PEI_CORE = $(NAMED_GUID) {\r
d40d3ba4 234 PE32 PE32 Align=32 |.efi\r
49ba9447 235 UI STRING ="$(MODULE_NAME)" Optional\r
236 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
237 }\r
238\r
239[Rule.Common.SEC]\r
240 FILE SEC = $(NAMED_GUID) {\r
241 PE32 PE32 |.efi\r
242 UI STRING ="$(MODULE_NAME)" Optional\r
243 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
244 }\r
245\r
d40d3ba4 246[Rule.Common.PEIM.NORELOC]\r
247 FILE PEIM = $(NAMED_GUID) RELOCS_STRIPPED {\r
248 PEI_DEPEX PEI_DEPEX Optional |.depex\r
249 TE TE |.efi\r
250 UI STRING="$(MODULE_NAME)" Optional\r
251 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
252 }\r
253\r
49ba9447 254[Rule.Common.PEIM]\r
255 FILE PEIM = $(NAMED_GUID) {\r
256 PEI_DEPEX PEI_DEPEX Optional |.depex\r
d40d3ba4 257 PE32 PE32 Align=32 |.efi\r
49ba9447 258 UI STRING="$(MODULE_NAME)" Optional\r
259 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
260 }\r
261\r
262[Rule.Common.PEIM.TIANOCOMPRESSED]\r
263 FILE PEIM = $(NAMED_GUID) {\r
264 PEI_DEPEX PEI_DEPEX Optional |.depex\r
265 GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r
266 PE32 PE32 |.efi\r
267 UI STRING="$(MODULE_NAME)" Optional\r
268 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
269 }\r
270 }\r
271\r
272[Rule.Common.DXE_CORE]\r
273 FILE DXE_CORE = $(NAMED_GUID) {\r
274 PE32 PE32 |.efi\r
275 UI STRING="$(MODULE_NAME)" Optional\r
276 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
277 }\r
278\r
279[Rule.Common.UEFI_DRIVER]\r
280 FILE DRIVER = $(NAMED_GUID) {\r
281 DXE_DEPEX DXE_DEPEX Optional |.depex\r
282 PE32 PE32 |.efi\r
283 UI STRING="$(MODULE_NAME)" Optional\r
284 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
285 }\r
286\r
287[Rule.Common.DXE_DRIVER]\r
288 FILE DRIVER = $(NAMED_GUID) {\r
289 DXE_DEPEX DXE_DEPEX Optional |.depex\r
290 PE32 PE32 |.efi\r
291 UI STRING="$(MODULE_NAME)" Optional\r
292 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
293 }\r
294\r
295[Rule.Common.DXE_RUNTIME_DRIVER]\r
296 FILE DRIVER = $(NAMED_GUID) {\r
297 DXE_DEPEX DXE_DEPEX Optional |.depex\r
298 PE32 PE32 |.efi\r
299 UI STRING="$(MODULE_NAME)" Optional\r
300 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
301 }\r
302\r
303[Rule.Common.UEFI_APPLICATION]\r
304 FILE APPLICATION = $(NAMED_GUID) {\r
305 PE32 PE32 |.efi\r
306 UI STRING="$(MODULE_NAME)" Optional\r
307 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
308 }\r
309\r
48889990 310[Rule.Common.USER_DEFINED.ACPITABLE]\r
49ba9447 311 FILE FREEFORM = $(NAMED_GUID) {\r
312 RAW ACPI |.acpi\r
313 RAW ASL |.aml\r
314 }\r
315\r
316[Rule.Common.SEC.RESET_VECTOR]\r
317 FILE RAW = $(NAMED_GUID) {\r
318 RAW RAW |.raw\r
319 }\r
320\r
712bd83b 321[OptionRom.CirrusLogic5446]\r
322INF OptionRomPkg/CirrusLogic5430Dxe/CirrusLogic5430Dxe.inf {\r
323 PCI_DEVICE_ID = 0x00B8\r
324 }\r
325\r
EFI Development Kit II mirror for PVE