QuarkSocPkg/QncSmmDispatcher: Fix context passed to SMI handlers
[mirror_edk2.git] / QuarkSocPkg / QuarkNorthCluster / Include / IntelQNCRegs.h
CommitLineData
9b6bbcdb
MK
1/** @file\r
2Registers definition for Intel QuarkNcSocId.\r
3\r
4Copyright (c) 2013-2015 Intel Corporation.\r
5\r
6This program and the accompanying materials\r
7are licensed and made available under the terms and conditions of the BSD License\r
8which accompanies this distribution. The full text of the license may be found at\r
9http://opensource.org/licenses/bsd-license.php\r
10\r
11THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13\r
14**/\r
15\r
16#ifndef __INTEL_QNC_REGS_H__\r
17#define __INTEL_QNC_REGS_H__\r
18\r
19#include <QNCAccess.h>\r
20\r
21//\r
22// PCI HostBridge Segment number\r
23//\r
24#define QNC_PCI_HOST_BRIDGE_SEGMENT_NUMBER 0\r
25\r
26//\r
27// PCI RootBridge resource allocation's attribute\r
28//\r
29#define QNC_PCI_ROOT_BRIDGE_RESOURCE_ALLOCATION_ATTRIBUTE \\r
30 EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM\r
31\r
32//\r
33// PCI HostBridge resource appeture\r
34//\r
35#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSBASE 0x0\r
36#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSLIMIT 0xff\r
37#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_TSEG_SIZE 0x10000000\r
38\r
39//\r
40// PCI RootBridge configure port\r
41//\r
42#define QNC_PCI_ROOT_BRIDGE_CONFIGURATION_ADDRESS_PORT 0xCF8\r
43#define QNC_PCI_ROOT_BRIDGE_CONFIGURATION_DATA_PORT 0xCFC\r
44\r
45//\r
46// PCI Rootbridge's support feature\r
47//\r
48#define QNC_PCI_ROOT_BRIDGE_SUPPORTED (EFI_PCI_ATTRIBUTE_IDE_PRIMARY_IO | \\r
49 EFI_PCI_ATTRIBUTE_ISA_IO | \\r
50 EFI_PCI_ATTRIBUTE_VGA_PALETTE_IO | \\r
51 EFI_PCI_ATTRIBUTE_VGA_MEMORY | \\r
52 EFI_PCI_ATTRIBUTE_VGA_IO)\r
53\r
54#endif // __INTEL_QNC_REGS_H__\r