Add CPU DXE driver for IA32 & X64 processor architectures.

[mirror_edk2.git] / UefiCpuPkg / CpuDxe / CpuGdt.c

/** @file\r
  C based implemention of IA32 interrupt handling only\r
  requiring a minimal assembly interrupt entry point.\r
\r
  Copyright (c) 2006 - 2009, Intel Corporation\r
  All rights reserved. This program and the accompanying materials\r
  are licensed and made available under the terms and conditions of the BSD License\r
  which accompanies this distribution.  The full text of the license may be found at\r
  http://opensource.org/licenses/bsd-license.php\r
\r
  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
\r
**/\r
\r
#include "CpuDxe.h"\r
\r
\r
//\r
// Local structure definitions\r
//\r
\r
#pragma pack (1)\r
\r
//\r
// Global Descriptor Entry structures\r
//\r
\r
typedef\r
struct _GDT_ENTRY {\r
  UINT16 limit15_0;\r
  UINT16 base15_0;\r
  UINT8  base23_16;\r
  UINT8  type;\r
  UINT8  limit19_16_and_flags;\r
  UINT8  base31_24;\r
} GDT_ENTRY;\r
\r
typedef\r
struct _GDT_ENTRIES {\r
  GDT_ENTRY Null;\r
  GDT_ENTRY Linear;\r
  GDT_ENTRY LinearCode;\r
  GDT_ENTRY SysData;\r
  GDT_ENTRY SysCode;\r
  GDT_ENTRY LinearCode64;\r
  GDT_ENTRY Spare4;\r
  GDT_ENTRY Spare5;\r
} GDT_ENTRIES;\r
\r
#define NULL_SEL          OFFSET_OF (GDT_ENTRIES, Null)\r
#define LINEAR_SEL        OFFSET_OF (GDT_ENTRIES, Linear)\r
#define LINEAR_CODE_SEL   OFFSET_OF (GDT_ENTRIES, LinearCode)\r
#define SYS_DATA_SEL      OFFSET_OF (GDT_ENTRIES, SysData)\r
#define SYS_CODE_SEL      OFFSET_OF (GDT_ENTRIES, SysCode)\r
#define LINEAR_CODE64_SEL OFFSET_OF (GDT_ENTRIES, LinearCode64)\r
#define SPARE4_SEL        OFFSET_OF (GDT_ENTRIES, Spare4)\r
#define SPARE5_SEL        OFFSET_OF (GDT_ENTRIES, Spare5)\r
\r
#if defined (MDE_CPU_IA32)\r
#define CPU_CODE_SEL LINEAR_CODE_SEL\r
#define CPU_DATA_SEL LINEAR_SEL\r
#elif defined (MDE_CPU_X64)\r
#define CPU_CODE_SEL LINEAR_CODE64_SEL\r
#define CPU_DATA_SEL LINEAR_SEL\r
#else\r
#error CPU type not supported for CPU GDT initialization!\r
#endif\r
\r
//\r
// Global descriptor table (GDT) Template\r
//\r
STATIC GDT_ENTRIES GdtTemplate = {\r
  //\r
  // NULL_SEL\r
  //\r
  {\r
    0x0,            // limit 15:0\r
    0x0,            // base 15:0\r
    0x0,            // base 23:16\r
    0x0,            // type\r
    0x0,            // limit 19:16, flags\r
    0x0,            // base 31:24\r
  },\r
  //\r
  // LINEAR_SEL\r
  //\r
  {\r
    0x0FFFF,        // limit 0xFFFFF\r
    0x0,            // base 0\r
    0x0,\r
    0x092,          // present, ring 0, data, expand-up, writable\r
    0x0CF,          // page-granular, 32-bit\r
    0x0,\r
  },\r
  //\r
  // LINEAR_CODE_SEL\r
  //\r
  {\r
    0x0FFFF,        // limit 0xFFFFF\r
    0x0,            // base 0\r
    0x0,\r
    0x09A,          // present, ring 0, data, expand-up, writable\r
    0x0CF,          // page-granular, 32-bit\r
    0x0,\r
  },\r
  //\r
  // SYS_DATA_SEL\r
  //\r
  {\r
    0x0FFFF,        // limit 0xFFFFF\r
    0x0,            // base 0\r
    0x0,\r
    0x092,          // present, ring 0, data, expand-up, writable\r
    0x0CF,          // page-granular, 32-bit\r
    0x0,\r
  },\r
  //\r
  // SYS_CODE_SEL\r
  //\r
  {\r
    0x0FFFF,        // limit 0xFFFFF\r
    0x0,            // base 0\r
    0x0,\r
    0x09A,          // present, ring 0, data, expand-up, writable\r
    0x0CF,          // page-granular, 32-bit\r
    0x0,\r
  },\r
  //\r
  // LINEAR_CODE64_SEL\r
  //\r
  {\r
    0x0FFFF,        // limit 0xFFFFF\r
    0x0,            // base 0\r
    0x0,\r
    0x09B,          // present, ring 0, code, expand-up, writable\r
    0x0AF,          // LimitHigh (CS.L=1, CS.D=0)\r
    0x0,            // base (high)\r
  },\r
  //\r
  // SPARE4_SEL\r
  //\r
  {\r
    0x0,            // limit 0\r
    0x0,            // base 0\r
    0x0,\r
    0x0,            // present, ring 0, data, expand-up, writable\r
    0x0,            // page-granular, 32-bit\r
    0x0,\r
  },\r
  //\r
  // SPARE5_SEL\r
  //\r
  {\r
    0x0,            // limit 0\r
    0x0,            // base 0\r
    0x0,\r
    0x0,            // present, ring 0, data, expand-up, writable\r
    0x0,            // page-granular, 32-bit\r
    0x0,\r
  },\r
};\r
\r
/**\r
  Initialize Global Descriptor Table\r
\r
**/\r
VOID\r
InitGlobalDescriptorTable (\r
  )\r
{\r
  GDT_ENTRIES *gdt;\r
  IA32_DESCRIPTOR gdtPtr;\r
\r
  //\r
  // Allocate Runtime Data for the GDT\r
  //\r
  gdt = AllocateRuntimePool (sizeof (GdtTemplate) + 8);\r
  ASSERT (gdt != NULL);\r
  gdt = ALIGN_POINTER (gdt, 8);\r
\r
  //\r
  // Initialize all GDT entries\r
  //\r
  CopyMem (gdt, &GdtTemplate, sizeof (GdtTemplate));\r
\r
  //\r
  // Write GDT register\r
  //\r
  gdtPtr.Base = (UINT32)(UINTN)(VOID*) gdt;\r
  gdtPtr.Limit = sizeof (GdtTemplate) - 1;\r
  AsmWriteGdtr (&gdtPtr);\r
\r
  //\r
  // Update selector (segment) registers base on new GDT\r
  //\r
  SetCodeSelector ((UINT16)CPU_CODE_SEL);\r
  SetDataSelectors ((UINT16)CPU_DATA_SEL);\r
}\r
\r