]>
Commit | Line | Data |
---|---|---|
f9d30595 JF |
1 | ;------------------------------------------------------------------------------ ; |
2 | ; Copyright (c) 2015, Intel Corporation. All rights reserved.<BR> | |
3 | ; This program and the accompanying materials | |
4 | ; are licensed and made available under the terms and conditions of the BSD License | |
5 | ; which accompanies this distribution. The full text of the license may be found at | |
6 | ; http://opensource.org/licenses/bsd-license.php. | |
7 | ; | |
8 | ; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, | |
9 | ; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. | |
10 | ; | |
11 | ; Module Name: | |
12 | ; | |
13 | ; MpFuncs.nasm | |
14 | ; | |
15 | ; Abstract: | |
16 | ; | |
17 | ; This is the assembly code for MP support | |
18 | ; | |
19 | ;------------------------------------------------------------------------------- | |
20 | ||
21 | %include "MpEqu.inc" | |
46ba0f63 | 22 | extern ASM_PFX(InitializeFloatingPointUnits) |
34ff8715 | 23 | |
f9d30595 | 24 | DEFAULT REL |
34ff8715 | 25 | |
f9d30595 JF |
26 | SECTION .text |
27 | ||
34ff8715 JF |
28 | ;------------------------------------------------------------------------------------- |
29 | ;RendezvousFunnelProc procedure follows. All APs execute their procedure. This | |
30 | ;procedure serializes all the AP processors through an Init sequence. It must be | |
31 | ;noted that APs arrive here very raw...ie: real mode, no stack. | |
32 | ;ALSO THIS PROCEDURE IS EXECUTED BY APs ONLY ON 16 BIT MODE. HENCE THIS PROC | |
33 | ;IS IN MACHINE CODE. | |
34 | ;------------------------------------------------------------------------------------- | |
35 | global ASM_PFX(RendezvousFunnelProc) | |
36 | ASM_PFX(RendezvousFunnelProc): | |
37 | RendezvousFunnelProcStart: | |
38 | ; At this point CS = 0x(vv00) and ip= 0x0. | |
39 | ; Save BIST information to ebp firstly | |
40 | BITS 16 | |
41 | ||
42 | mov eax, 1234h | |
43 | mov ebp, eax ; save BIST information | |
44 | ||
45 | mov ax, cs | |
46 | mov ds, ax | |
47 | mov es, ax | |
48 | mov ss, ax | |
49 | xor ax, ax | |
50 | mov fs, ax | |
51 | mov gs, ax | |
52 | ||
53 | mov si, BufferStartLocation | |
54 | mov ebx, [si] | |
55 | ||
56 | mov di, PmodeOffsetLocation | |
57 | mov eax, [di] | |
58 | mov di, ax | |
59 | sub di, 06h | |
60 | add eax, ebx | |
61 | mov [di],eax | |
62 | ||
63 | mov di, LmodeOffsetLocation | |
64 | mov eax, [di] | |
65 | mov di, ax | |
66 | sub di, 06h | |
67 | add eax, ebx | |
68 | mov [di],eax | |
69 | ||
70 | ||
71 | mov si, Cr3Location | |
72 | mov ecx,[si] ; ECX is keeping the value of CR3 | |
73 | ||
74 | mov si, GdtrLocation | |
75 | o32 lgdt [cs:si] | |
76 | ||
77 | mov si, IdtrLocation | |
78 | o32 lidt [cs:si] | |
79 | ||
80 | ||
81 | xor ax, ax | |
82 | mov ds, ax | |
83 | ||
84 | mov eax, cr0 ;Get control register 0 | |
85 | or eax, 000000003h ;Set PE bit (bit #0) & MP | |
86 | mov cr0, eax | |
87 | ||
88 | jmp PROTECT_MODE_CS:strict dword 0 ; far jump to protected mode | |
89 | BITS 32 | |
90 | Flat32Start: ; protected mode entry point | |
91 | mov ax, PROTECT_MODE_DS | |
92 | mov ds, ax | |
93 | mov es, ax | |
94 | mov fs, ax | |
95 | mov gs, ax | |
96 | mov ss, ax | |
97 | ||
98 | mov eax, cr4 | |
99 | bts eax, 5 | |
100 | mov cr4, eax | |
101 | ||
102 | mov cr3, ecx | |
103 | ||
104 | ||
105 | mov ecx, 0c0000080h ; EFER MSR number. | |
106 | rdmsr ; Read EFER. | |
107 | bts eax, 8 ; Set LME=1. | |
108 | wrmsr ; Write EFER. | |
109 | ||
110 | mov eax, cr0 ; Read CR0. | |
111 | bts eax, 31 ; Set PG=1. | |
112 | mov cr0, eax ; Write CR0. | |
113 | ||
114 | jmp LONG_MODE_CS:strict dword 0 ; far jump to long mode | |
115 | BITS 64 | |
116 | LongModeStart: | |
117 | mov ax, LONG_MODE_DS | |
118 | mov ds, ax | |
119 | mov es, ax | |
120 | mov ss, ax | |
121 | ||
122 | mov esi, ebx | |
123 | mov edi, esi | |
124 | add edi, LockLocation | |
125 | mov rax, NotVacantFlag | |
126 | ||
127 | TestLock: | |
128 | xchg qword [edi], rax | |
129 | cmp rax, NotVacantFlag | |
130 | jz TestLock | |
131 | ||
132 | mov edi, esi | |
133 | add edi, NumApsExecutingLoction | |
134 | inc dword [edi] | |
135 | mov ebx, [edi] | |
136 | ||
137 | ProgramStack: | |
138 | mov edi, esi | |
139 | add edi, StackSizeLocation | |
140 | mov rax, qword [edi] | |
141 | mov edi, esi | |
142 | add edi, StackStartAddressLocation | |
143 | add rax, qword [edi] | |
144 | mov rsp, rax | |
145 | mov qword [edi], rax | |
146 | ||
147 | Releaselock: | |
148 | mov rax, VacantFlag | |
149 | mov edi, esi | |
150 | add edi, LockLocation | |
151 | xchg qword [edi], rax | |
152 | ||
153 | CProcedureInvoke: | |
154 | push rbp ; push BIST data at top of AP stack | |
155 | xor rbp, rbp ; clear ebp for call stack trace | |
156 | push rbp | |
157 | mov rbp, rsp | |
158 | ||
46ba0f63 JF |
159 | mov rax, ASM_PFX(InitializeFloatingPointUnits) |
160 | sub rsp, 20h | |
161 | call rax ; Call assembly function to initialize FPU per UEFI spec | |
162 | add rsp, 20h | |
34ff8715 JF |
163 | |
164 | mov edx, ebx ; edx is NumApsExecuting | |
165 | mov ecx, esi | |
166 | add ecx, LockLocation ; rcx is address of exchange info data buffer | |
167 | ||
168 | mov edi, esi | |
169 | add edi, ApProcedureLocation | |
170 | mov rax, qword [edi] | |
171 | ||
172 | sub rsp, 20h | |
173 | call rax ; invoke C function | |
174 | add rsp, 20h | |
175 | ||
176 | RendezvousFunnelProcEnd: | |
177 | ||
178 | ||
f9d30595 JF |
179 | global ASM_PFX(AsmInitializeGdt) |
180 | ASM_PFX(AsmInitializeGdt): | |
181 | push rbp | |
182 | mov rbp, rsp | |
183 | ||
184 | lgdt [rcx] ; update the GDTR | |
185 | ||
186 | sub rsp, 0x10 | |
187 | mov rax, ASM_PFX(SetCodeSelectorFarJump) | |
188 | mov [rsp], rax | |
189 | mov rdx, LONG_MODE_CS | |
190 | mov [rsp + 4], dx ; get new CS | |
191 | jmp far dword [rsp] ; far jump with new CS | |
192 | ASM_PFX(SetCodeSelectorFarJump): | |
193 | add rsp, 0x10 | |
194 | ||
195 | mov rax, LONG_MODE_DS ; get new DS | |
196 | mov ds, ax | |
197 | mov es, ax | |
198 | mov fs, ax | |
199 | mov gs, ax | |
200 | mov ss, ax | |
201 | ||
202 | pop rbp | |
203 | ||
204 | ret |