Commit | Line | Data |
---|---|---|
28a7ddf0 MK |
1 | /** @file\r |
2 | CPUID Definitions.\r | |
3 | \r | |
4 | CPUID definitions based on contents of the Intel(R) 64 and IA-32 Architectures\r | |
5 | Software Developer's Manual, Volume 2A, CPUID instruction.\r | |
6 | \r | |
7 | Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r | |
8 | This program and the accompanying materials\r | |
9 | are licensed and made available under the terms and conditions of the BSD License\r | |
10 | which accompanies this distribution. The full text of the license may be found at\r | |
11 | http://opensource.org/licenses/bsd-license.php\r | |
12 | \r | |
13 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
14 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
15 | \r | |
16 | **/\r | |
17 | \r | |
18 | #ifndef __CPUID_H__\r | |
19 | #define __CPUID_H__\r | |
20 | \r | |
21 | //\r | |
22 | // Definitions for CPUID instruction\r | |
23 | //\r | |
24 | #define CPUID_SIGNATURE 0x0\r | |
25 | \r | |
26 | #define CPUID_VERSION_INFO 0x1\r | |
27 | \r | |
28 | #define CPUID_CACHE_INFO 0x2\r | |
29 | \r | |
30 | #define CPUID_SERIAL_NUMBER 0x3\r | |
31 | \r | |
32 | #define CPUID_CACHE_PARAMS 0x4\r | |
33 | \r | |
4de216c0 JF |
34 | #define CPUID_MONITOR_MWAIT 0x5\r |
35 | \r | |
28a7ddf0 MK |
36 | #define CPUID_EXTENDED_TOPOLOGY 0xB\r |
37 | #define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_INVALID 0x0\r | |
38 | #define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_SMT 0x1\r | |
39 | #define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_CORE 0x2\r | |
40 | \r | |
41 | #define CPUID_EXTENDED_FUNCTION 0x80000000\r | |
42 | \r | |
43 | #define CPUID_EXTENDED_CPU_SIG 0x80000001\r | |
44 | \r | |
45 | #define CPUID_BRAND_STRING1 0x80000002\r | |
46 | \r | |
47 | #define CPUID_BRAND_STRING2 0x80000003\r | |
48 | \r | |
49 | #define CPUID_BRAND_STRING3 0x80000004\r | |
50 | \r | |
51 | #define CPUID_VIR_PHY_ADDRESS_SIZE 0x80000008\r | |
52 | \r | |
53 | #endif\r |