Commit | Line | Data |
---|---|---|
c5d7b07a MK |
1 | /** @file\r |
2 | MSR Definitions for Intel(R) Xeon(R) Processor Series 5600.\r | |
3 | \r | |
4 | Provides defines for Machine Specific Registers(MSR) indexes. Data structures\r | |
5 | are provided for MSRs that contain one or more bit fields. If the MSR value\r | |
6 | returned is a single 32-bit or 64-bit value, then a data structure is not\r | |
7 | provided for that MSR.\r | |
8 | \r | |
ba1a2d11 | 9 | Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>\r |
0acd8697 | 10 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
c5d7b07a MK |
11 | \r |
12 | @par Specification Reference:\r | |
ba1a2d11 ED |
13 | Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4,\r |
14 | May 2018, Volume 4: Model-Specific-Registers (MSR)\r | |
c5d7b07a MK |
15 | \r |
16 | **/\r | |
17 | \r | |
18 | #ifndef __XEON_5600_MSR_H__\r | |
19 | #define __XEON_5600_MSR_H__\r | |
20 | \r | |
21 | #include <Register/ArchitecturalMsr.h>\r | |
22 | \r | |
f4c982bf JF |
23 | /**\r |
24 | Is Intel(R) Xeon(R) Processor Series 5600?\r | |
25 | \r | |
26 | @param DisplayFamily Display Family ID\r | |
27 | @param DisplayModel Display Model ID\r | |
28 | \r | |
29 | @retval TRUE Yes, it is.\r | |
30 | @retval FALSE No, it isn't.\r | |
31 | **/\r | |
32 | #define IS_XEON_5600_PROCESSOR(DisplayFamily, DisplayModel) \\r | |
33 | (DisplayFamily == 0x06 && \\r | |
34 | ( \\r | |
35 | DisplayModel == 0x25 || \\r | |
36 | DisplayModel == 0x2C \\r | |
37 | ) \\r | |
38 | )\r | |
39 | \r | |
c5d7b07a MK |
40 | /**\r |
41 | Core. AES Configuration (RW-L) Privileged post-BIOS agent must provide a #GP\r | |
42 | handler to handle unsuccessful read of this MSR.\r | |
43 | \r | |
44 | @param ECX MSR_XEON_5600_FEATURE_CONFIG (0x0000013C)\r | |
45 | @param EAX Lower 32-bits of MSR value.\r | |
46 | Described by the type MSR_XEON_5600_FEATURE_CONFIG_REGISTER.\r | |
47 | @param EDX Upper 32-bits of MSR value.\r | |
48 | Described by the type MSR_XEON_5600_FEATURE_CONFIG_REGISTER.\r | |
49 | \r | |
50 | <b>Example usage</b>\r | |
51 | @code\r | |
52 | MSR_XEON_5600_FEATURE_CONFIG_REGISTER Msr;\r | |
53 | \r | |
54 | Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_FEATURE_CONFIG);\r | |
55 | AsmWriteMsr64 (MSR_XEON_5600_FEATURE_CONFIG, Msr.Uint64);\r | |
56 | @endcode\r | |
eed57645 | 57 | @note MSR_XEON_5600_FEATURE_CONFIG is defined as MSR_FEATURE_CONFIG in SDM.\r |
c5d7b07a MK |
58 | **/\r |
59 | #define MSR_XEON_5600_FEATURE_CONFIG 0x0000013C\r | |
60 | \r | |
61 | /**\r | |
62 | MSR information returned for MSR index #MSR_XEON_5600_FEATURE_CONFIG\r | |
63 | **/\r | |
64 | typedef union {\r | |
65 | ///\r | |
66 | /// Individual bit fields\r | |
67 | ///\r | |
68 | struct {\r | |
69 | ///\r | |
70 | /// [Bits 1:0] AES Configuration (RW-L) Upon a successful read of this\r | |
71 | /// MSR, the configuration of AES instruction set availability is as\r | |
72 | /// follows: 11b: AES instructions are not available until next RESET.\r | |
73 | /// otherwise, AES instructions are available. Note, AES instruction set\r | |
74 | /// is not available if read is unsuccessful. If the configuration is not\r | |
75 | /// 01b, AES instruction can be mis-configured if a privileged agent\r | |
76 | /// unintentionally writes 11b.\r | |
77 | ///\r | |
78 | UINT32 AESConfiguration:2;\r | |
79 | UINT32 Reserved1:30;\r | |
80 | UINT32 Reserved2:32;\r | |
81 | } Bits;\r | |
82 | ///\r | |
83 | /// All bit fields as a 32-bit value\r | |
84 | ///\r | |
85 | UINT32 Uint32;\r | |
86 | ///\r | |
87 | /// All bit fields as a 64-bit value\r | |
88 | ///\r | |
89 | UINT64 Uint64;\r | |
90 | } MSR_XEON_5600_FEATURE_CONFIG_REGISTER;\r | |
91 | \r | |
92 | \r | |
93 | /**\r | |
94 | Thread. Offcore Response Event Select Register (R/W).\r | |
95 | \r | |
96 | @param ECX MSR_XEON_5600_OFFCORE_RSP_1 (0x000001A7)\r | |
97 | @param EAX Lower 32-bits of MSR value.\r | |
98 | @param EDX Upper 32-bits of MSR value.\r | |
99 | \r | |
100 | <b>Example usage</b>\r | |
101 | @code\r | |
102 | UINT64 Msr;\r | |
103 | \r | |
104 | Msr = AsmReadMsr64 (MSR_XEON_5600_OFFCORE_RSP_1);\r | |
105 | AsmWriteMsr64 (MSR_XEON_5600_OFFCORE_RSP_1, Msr);\r | |
106 | @endcode\r | |
eed57645 | 107 | @note MSR_XEON_5600_OFFCORE_RSP_1 is defined as MSR_OFFCORE_RSP_1 in SDM.\r |
c5d7b07a MK |
108 | **/\r |
109 | #define MSR_XEON_5600_OFFCORE_RSP_1 0x000001A7\r | |
110 | \r | |
111 | \r | |
112 | /**\r | |
113 | Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0,\r | |
114 | RW if MSR_PLATFORM_INFO.[28] = 1.\r | |
115 | \r | |
116 | @param ECX MSR_XEON_5600_TURBO_RATIO_LIMIT (0x000001AD)\r | |
117 | @param EAX Lower 32-bits of MSR value.\r | |
118 | Described by the type MSR_XEON_5600_TURBO_RATIO_LIMIT_REGISTER.\r | |
119 | @param EDX Upper 32-bits of MSR value.\r | |
120 | Described by the type MSR_XEON_5600_TURBO_RATIO_LIMIT_REGISTER.\r | |
121 | \r | |
122 | <b>Example usage</b>\r | |
123 | @code\r | |
124 | MSR_XEON_5600_TURBO_RATIO_LIMIT_REGISTER Msr;\r | |
125 | \r | |
126 | Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_TURBO_RATIO_LIMIT);\r | |
127 | @endcode\r | |
eed57645 | 128 | @note MSR_XEON_5600_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM.\r |
c5d7b07a MK |
129 | **/\r |
130 | #define MSR_XEON_5600_TURBO_RATIO_LIMIT 0x000001AD\r | |
131 | \r | |
132 | /**\r | |
133 | MSR information returned for MSR index #MSR_XEON_5600_TURBO_RATIO_LIMIT_REGISTER\r | |
134 | **/\r | |
135 | typedef union {\r | |
136 | ///\r | |
137 | /// Individual bit fields\r | |
138 | ///\r | |
139 | struct {\r | |
140 | ///\r | |
141 | /// [Bits 7:0] Package. Maximum Ratio Limit for 1C Maximum turbo ratio\r | |
142 | /// limit of 1 core active.\r | |
143 | ///\r | |
144 | UINT32 Maximum1C:8;\r | |
145 | ///\r | |
146 | /// [Bits 15:8] Package. Maximum Ratio Limit for 2C Maximum turbo ratio\r | |
147 | /// limit of 2 core active.\r | |
148 | ///\r | |
149 | UINT32 Maximum2C:8;\r | |
150 | ///\r | |
151 | /// [Bits 23:16] Package. Maximum Ratio Limit for 3C Maximum turbo ratio\r | |
152 | /// limit of 3 core active.\r | |
153 | ///\r | |
154 | UINT32 Maximum3C:8;\r | |
155 | ///\r | |
156 | /// [Bits 31:24] Package. Maximum Ratio Limit for 4C Maximum turbo ratio\r | |
157 | /// limit of 4 core active.\r | |
158 | ///\r | |
159 | UINT32 Maximum4C:8;\r | |
160 | ///\r | |
161 | /// [Bits 39:32] Package. Maximum Ratio Limit for 5C Maximum turbo ratio\r | |
162 | /// limit of 5 core active.\r | |
163 | ///\r | |
164 | UINT32 Maximum5C:8;\r | |
165 | ///\r | |
166 | /// [Bits 47:40] Package. Maximum Ratio Limit for 6C Maximum turbo ratio\r | |
167 | /// limit of 6 core active.\r | |
168 | ///\r | |
169 | UINT32 Maximum6C:8;\r | |
170 | UINT32 Reserved:16;\r | |
171 | } Bits;\r | |
172 | ///\r | |
173 | /// All bit fields as a 64-bit value\r | |
174 | ///\r | |
175 | UINT64 Uint64;\r | |
176 | } MSR_XEON_5600_TURBO_RATIO_LIMIT_REGISTER;\r | |
177 | \r | |
178 | \r | |
179 | /**\r | |
ba1a2d11 | 180 | Package. See Table 2-2.\r |
c5d7b07a MK |
181 | \r |
182 | @param ECX MSR_XEON_5600_IA32_ENERGY_PERF_BIAS (0x000001B0)\r | |
183 | @param EAX Lower 32-bits of MSR value.\r | |
184 | @param EDX Upper 32-bits of MSR value.\r | |
185 | \r | |
186 | <b>Example usage</b>\r | |
187 | @code\r | |
188 | UINT64 Msr;\r | |
189 | \r | |
190 | Msr = AsmReadMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS);\r | |
191 | AsmWriteMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS, Msr);\r | |
192 | @endcode\r | |
eed57645 | 193 | @note MSR_XEON_5600_IA32_ENERGY_PERF_BIAS is defined as IA32_ENERGY_PERF_BIAS in SDM.\r |
c5d7b07a MK |
194 | **/\r |
195 | #define MSR_XEON_5600_IA32_ENERGY_PERF_BIAS 0x000001B0\r | |
196 | \r | |
197 | #endif\r |