]>
Commit | Line | Data |
---|---|---|
3449f56d JJ |
1 | ;------------------------------------------------------------------------------\r |
2 | ; @file\r | |
3 | ; First code exectuted by processor after resetting.\r | |
4 | ;\r | |
5 | ; Copyright (c) 2008 - 2013, Intel Corporation. All rights reserved.<BR>\r | |
0acd8697 | 6 | ; SPDX-License-Identifier: BSD-2-Clause-Patent\r |
3449f56d JJ |
7 | ;\r |
8 | ;------------------------------------------------------------------------------\r | |
9 | \r | |
10 | BITS 16\r | |
11 | \r | |
12 | ALIGN 16 ; 0xffffffd0\r | |
13 | \r | |
14 | applicationProcessorEntryPoint:\r | |
15 | ;\r | |
16 | ; Application Processors entry point\r | |
17 | ;\r | |
18 | ; GenFv generates code aligned on a 4k boundary which will jump to this\r | |
19 | ; location. (0xffffffd0) This allows the Local APIC Startup IPI to be\r | |
20 | ; used to wake up the application processors.\r | |
21 | ;\r | |
22 | jmp short resetVector\r | |
23 | \r | |
24 | ALIGN 16 ; 0xffffffe0\r | |
25 | \r | |
26 | peiCoreEntryPoint:\r | |
27 | ;\r | |
28 | ; PEI Core entry point\r | |
29 | ;\r | |
30 | ; GenFv fills the address of the PEI Core into this location\r | |
31 | ;\r | |
32 | DD 0x12345678\r | |
33 | \r | |
34 | ALIGN 16 ; 0xfffffff0\r | |
35 | \r | |
36 | resetVector:\r | |
37 | ;\r | |
38 | ; Reset Vector\r | |
39 | ;\r | |
40 | ; This is where the processor will begin execution\r | |
41 | ;\r | |
42 | nop\r | |
43 | nop\r | |
44 | jmp near $\r | |
45 | \r | |
46 | ALIGN 8\r | |
47 | \r | |
48 | ApStartupSegment:\r | |
49 | DD 0x12345678\r | |
50 | \r | |
51 | BootFvBaseAddress:\r | |
52 | DD 0x12345678\r | |
53 | \r | |
54 | ALIGN 16 ; 0x100000000\r |