]> git.proxmox.com Git - mirror_edk2.git/blame - UefiCpuPkg/UefiCpuPkg.dec
projects / mirror_edk2.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
OvmfPkg: CloudHv: Add README
[mirror_edk2.git] / UefiCpuPkg / UefiCpuPkg.dec
CommitLineData
7798fb83 1## @file UefiCpuPkg.dec\r
7798fb83
HT		 2# This Package provides UEFI compatible CPU modules and libraries.\r
3#\r
1a957f17 4# Copyright (c) 2007 - 2021, Intel Corporation. All rights reserved.<BR>\r
7798fb83 5#\r
0acd8697 6# SPDX-License-Identifier: BSD-2-Clause-Patent\r
7798fb83
HT		 7#\r
8##\r
9\r
10[Defines]\r
11 DEC_SPECIFICATION = 0x00010005\r
12 PACKAGE_NAME = UefiCpuPkg\r
abae030a 13 PACKAGE_UNI_FILE = UefiCpuPkg.uni\r
7798fb83 14 PACKAGE_GUID = 2171df9b-0d39-45aa-ac37-2de190010d23\r
30142a32 15 PACKAGE_VERSION = 0.90\r
7798fb83
HT		 16\r
17[Includes]\r
18 Include\r
19\r
20[LibraryClasses]\r
21 ## @libraryclass Defines some routines that are generic for IA32 family CPU\r
22 ## to be UEFI specification compliant.\r
23 ##\r
24 UefiCpuLib|Include/Library/UefiCpuLib.h\r
25\r
548013c0
JF		 26 ## @libraryclass Defines some routines that are used to register/manage/program\r
27 ## CPU features.\r
28 ##\r
245e98bf 29 RegisterCpuFeaturesLib|Include/Library/RegisterCpuFeaturesLib.h\r
548013c0 30\r
7798fb83
HT		 31[LibraryClasses.IA32, LibraryClasses.X64]\r
32 ## @libraryclass Provides functions to manage MTRR settings on IA32 and X64 CPUs.\r
33 ##\r
34 MtrrLib|Include/Library/MtrrLib.h\r
35\r
36 ## @libraryclass Provides functions to manage the Local APIC on IA32 and X64 CPUs.\r
37 ##\r
38 LocalApicLib|Include/Library/LocalApicLib.h\r
d947a4cc
MK		 39\r
40 ## @libraryclass Provides platform specific initialization functions in the SEC phase.\r
41 ##\r
42 PlatformSecLib|Include/Library/PlatformSecLib.h\r
529a5a86 43\r
406c7200
MK		 44 ## @libraryclass Public include file for the SMM CPU Platform Hook Library.\r
45 ##\r
46 SmmCpuPlatformHookLib|Include/Library/SmmCpuPlatformHookLib.h\r
529a5a86 47\r
406c7200
MK		 48 ## @libraryclass Provides the CPU specific programming for PiSmmCpuDxeSmm module.\r
49 ##\r
50 SmmCpuFeaturesLib|Include/Library/SmmCpuFeaturesLib.h\r
51\r
87896d03
JF		 52 ## @libraryclass Provides functions to support MP services on CpuMpPei and CpuDxe module.\r
53 ##\r
54 MpInitLib|Include/Library/MpInitLib.h\r
55\r
87149787
TL		 56 ## @libraryclass Provides function to support VMGEXIT processing.\r
57 VmgExitLib|Include/Library/VmgExitLib.h\r
58\r
83facfd1
LY		 59 ## @libraryclass Provides function to get CPU cache information.\r
60 CpuCacheInfoLib|Include/Library/CpuCacheInfoLib.h\r
61\r
1a957f17
RN		 62 ## @libraryclass Provides function for loading microcode.\r
63 MicrocodeLib|Include/Library/MicrocodeLib.h\r
64\r
7798fb83
HT		 65[Guids]\r
66 gUefiCpuPkgTokenSpaceGuid = { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa, 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }}\r
f7c11c53 67 gMsegSmramGuid = { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1, 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }}\r
7798fb83 68\r
98f4a565
JF		 69 ## Include/Guid/CpuFeaturesSetDone.h\r
70 gEdkiiCpuFeaturesSetDoneGuid = { 0xa82485ce, 0xad6b, 0x4101, { 0x99, 0xd3, 0xe1, 0x35, 0x8c, 0x9e, 0x7e, 0x37 }}\r
71\r
e000e774
JF		 72 ## Include/Guid/CpuFeaturesInitDone.h\r
73 gEdkiiCpuFeaturesInitDoneGuid = { 0xc77c3a41, 0x61ab, 0x4143, { 0x98, 0x3e, 0x33, 0x39, 0x28, 0x6, 0x28, 0xe5 }}\r
74\r
25390997
HW		 75 ## Include/Guid/MicrocodePatchHob.h\r
76 gEdkiiMicrocodePatchHobGuid = { 0xd178f11d, 0x8716, 0x418e, { 0xa1, 0x31, 0x96, 0x7d, 0x2a, 0xc4, 0x28, 0x43 }}\r
77\r
406c7200
MK		 78[Protocols]\r
79 ## Include/Protocol/SmmCpuService.h\r
80 gEfiSmmCpuServiceProtocolGuid = { 0x1d202cab, 0xc8ab, 0x4d5c, { 0x94, 0xf7, 0x3c, 0xfc, 0xc0, 0xd3, 0xd3, 0x35 }}\r
529a5a86 81\r
f7c11c53
MK		 82 ## Include/Protocol/SmMonitorInit.h\r
83 gEfiSmMonitorInitProtocolGuid = { 0x228f344d, 0xb3de, 0x43bb, { 0xa4, 0xd7, 0xea, 0x20, 0xb, 0x1b, 0x14, 0x82 }}\r
84\r
abae030a
LG		 85#\r
86# [Error.gUefiCpuPkgTokenSpaceGuid]\r
87# 0x80000001 | Invalid value provided.\r
88#\r
89\r
ebfbb701
ED		 90[Ppis]\r
91 gEdkiiPeiMpServices2PpiGuid = { 0x5cb9cb3d, 0x31a4, 0x480c, { 0x94, 0x98, 0x29, 0xd2, 0x69, 0xba, 0xcf, 0xba}}\r
92\r
c788c2b1
SF		 93 ## Include/Ppi/ShadowMicrocode.h\r
94 gEdkiiPeiShadowMicrocodePpiGuid = { 0x430f6965, 0x9a69, 0x41c5, { 0x93, 0xed, 0x8b, 0xf0, 0x64, 0x35, 0xc1, 0xc6 }}\r
95\r
479613bd
MK		 96 ## Include/Ppi/RepublishSecPpi.h\r
97 gRepublishSecPpiPpiGuid = { 0x27a71b1e, 0x73ee, 0x43d6, { 0xac, 0xe3, 0x52, 0x1a, 0x2d, 0xc5, 0xd0, 0x92 }}\r
98\r
529a5a86
MK		 99[PcdsFeatureFlag]\r
100 ## Indicates if SMM Profile will be enabled.\r
101 # If enabled, instruction executions in and data accesses to memory outside of SMRAM will be logged.\r
f64a597d
RN		 102 # In X64 build, it could not be enabled when PcdCpuSmmRestrictedMemoryAccess is TRUE.\r
103 # In IA32 build, the page table memory is not marked as read-only when it is enabled.\r
529a5a86
MK		 104 # This PCD is only for validation purpose. It should be set to false in production.<BR><BR>\r
105 # TRUE - SMM Profile will be enabled.<BR>\r
106 # FALSE - SMM Profile will be disabled.<BR>\r
107 # @Prompt Enable SMM Profile.\r
108 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileEnable|FALSE|BOOLEAN|0x32132109\r
109\r
110 ## Indicates if the SMM profile log buffer is a ring buffer.\r
111 # If disabled, no additional log can be done when the buffer is full.<BR><BR>\r
112 # TRUE - the SMM profile log buffer is a ring buffer.<BR>\r
113 # FALSE - the SMM profile log buffer is a normal buffer.<BR>\r
114 # @Prompt The SMM profile log buffer is a ring buffer.\r
115 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileRingBuffer|FALSE|BOOLEAN|0x3213210a\r
116\r
117 ## Indicates if SMM Startup AP in a blocking fashion.\r
118 # TRUE - SMM Startup AP in a blocking fashion.<BR>\r
119 # FALSE - SMM Startup AP in a non-blocking fashion.<BR>\r
120 # @Prompt SMM Startup AP in a blocking fashion.\r
121 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|FALSE|BOOLEAN|0x32132108\r
122\r
123 ## Indicates if SMM Stack Guard will be enabled.\r
509f8425 124 # If enabled, stack overflow in SMM can be caught, preventing chaotic consequences.<BR><BR>\r
529a5a86
MK		 125 # TRUE - SMM Stack Guard will be enabled.<BR>\r
126 # FALSE - SMM Stack Guard will be disabled.<BR>\r
127 # @Prompt Enable SMM Stack Guard.\r
509f8425 128 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackGuard|TRUE|BOOLEAN|0x1000001C\r
529a5a86
MK		 129\r
130 ## Indicates if BSP election in SMM will be enabled.\r
131 # If enabled, a BSP will be dynamically elected among all processors in each SMI.\r
132 # Otherwise, processor 0 is always as BSP in each SMI.<BR><BR>\r
133 # TRUE - BSP election in SMM will be enabled.<BR>\r
134 # FALSE - BSP election in SMM will be disabled.<BR>\r
135 # @Prompt Enable BSP election in SMM.\r
136 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmEnableBspElection|TRUE|BOOLEAN|0x32132106\r
137\r
138 ## Indicates if CPU SMM hot-plug will be enabled.<BR><BR>\r
139 # TRUE - SMM CPU hot-plug will be enabled.<BR>\r
140 # FALSE - SMM CPU hot-plug will be disabled.<BR>\r
141 # @Prompt SMM CPU hot-plug.\r
142 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugSupport|FALSE|BOOLEAN|0x3213210C\r
143\r
144 ## Indicates if SMM Debug will be enabled.\r
145 # If enabled, hardware breakpoints in SMRAM can be set outside of SMM mode and take effect in SMM.<BR><BR>\r
146 # TRUE - SMM Debug will be enabled.<BR>\r
147 # FALSE - SMM Debug will be disabled.<BR>\r
148 # @Prompt Enable SMM Debug.\r
149 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|FALSE|BOOLEAN|0x1000001B\r
150\r
151 ## Indicates if lock SMM Feature Control MSR.<BR><BR>\r
152 # TRUE - SMM Feature Control MSR will be locked.<BR>\r
153 # FALSE - SMM Feature Control MSR will not be locked.<BR>\r
154 # @Prompt Lock SMM Feature Control MSR.\r
155 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmFeatureControlMsrLock|TRUE|BOOLEAN|0x3213210B\r
156\r
adb9f50e
JW		 157[PcdsFixedAtBuild]\r
158 ## List of exception vectors which need switching stack.\r
159 # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r
160 # By default exception #DD(8), #PF(14) are supported.\r
161 # @Prompt Specify exception vectors which need switching stack.\r
162 gUefiCpuPkgTokenSpaceGuid.PcdCpuStackSwitchExceptionList|{0x08, 0x0E}|VOID*|0x30002000\r
163\r
164 ## Size of good stack for an exception.\r
165 # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r
166 # @Prompt Specify size of good stack of exception which need switching stack.\r
167 gUefiCpuPkgTokenSpaceGuid.PcdCpuKnownGoodStackSize|2048|UINT32|0x30002001\r
168\r
9caaa79d
ED		 169 ## Count of pre allocated SMM MP tokens per chunk.\r
170 # @Prompt Specify the count of pre allocated SMM MP tokens per chunk.\r
171 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmMpTokenCountPerChunk|64|UINT32|0x30002002\r
172\r
88a36300
TL		 173 ## Area of memory where the SEV-ES work area block lives.\r
174 # @Prompt Configure the SEV-ES work area base\r
175 gUefiCpuPkgTokenSpaceGuid.PcdSevEsWorkAreaBase|0x0|UINT32|0x30002005\r
176\r
177 ## Size of teh area of memory where the SEV-ES work area block lives.\r
178 # @Prompt Configure the SEV-ES work area base\r
179 gUefiCpuPkgTokenSpaceGuid.PcdSevEsWorkAreaSize|0x0|UINT32|0x30002006\r
180\r
7798fb83 181[PcdsFixedAtBuild, PcdsPatchableInModule]\r
529a5a86
MK		 182 ## This value is the CPU Local APIC base address, which aligns the address on a 4-KByte boundary.\r
183 # @Prompt Configure base address of CPU Local APIC\r
abae030a 184 # @Expression 0x80000001 | (gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress & 0xfff) == 0\r
7798fb83 185 gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress|0xfee00000|UINT32|0x00000001\r
529a5a86 186\r
abae030a
LG		 187 ## Specifies delay value in microseconds after sending out an INIT IPI.\r
188 # @Prompt Configure delay value after send an INIT IPI\r
cf1eb6e6 189 gUefiCpuPkgTokenSpaceGuid.PcdCpuInitIpiDelayInMicroSeconds|10000|UINT32|0x30000002\r
529a5a86 190\r
6a26a597
CF		 191 ## This value specifies the Application Processor (AP) stack size, used for Mp Service, which must\r
192 ## aligns the address on a 4-KByte boundary.\r
193 # @Prompt Configure stack size for Application Processor (AP)\r
194 gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize|0x8000|UINT32|0x00000003\r
7798fb83 195\r
d947a4cc
MK		 196 ## Specifies stack size in the temporary RAM. 0 means half of TemporaryRamSize.\r
197 # @Prompt Stack size in the temporary RAM.\r
198 gUefiCpuPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x10001003\r
199\r
529a5a86
MK		 200 ## Specifies buffer size in bytes to save SMM profile data. The value should be a multiple of 4KB.\r
201 # @Prompt SMM profile data buffer size.\r
202 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileSize|0x200000|UINT32|0x32132107\r
203\r
204 ## Specifies stack size in bytes for each processor in SMM.\r
205 # @Prompt Processor stack size in SMM.\r
206 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x2000|UINT32|0x32132105\r
207\r
3eb69b08
JY		 208 ## Specifies shadow stack size in bytes for each processor in SMM.\r
209 # @Prompt Processor shadow stack size in SMM.\r
210 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmShadowStackSize|0x2000|UINT32|0x3213210E\r
211\r
529a5a86
MK		 212 ## Indicates if SMM Code Access Check is enabled.\r
213 # If enabled, the SMM handler cannot execute the code outside SMM regions.\r
214 # This PCD is suggested to TRUE in production image.<BR><BR>\r
215 # TRUE - SMM Code Access Check will be enabled.<BR>\r
216 # FALSE - SMM Code Access Check will be disabled.<BR>\r
217 # @Prompt SMM Code Access Check.\r
218 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmCodeAccessCheckEnable|TRUE|BOOLEAN|0x60000013\r
219\r
46309b11
JF		 220 ## Specifies the number of variable MTRRs reserved for OS use. The default number of\r
221 # MTRRs reserved for OS use is 2.\r
222 # @Prompt Number of reserved variable MTRRs.\r
223 gUefiCpuPkgTokenSpaceGuid.PcdCpuNumberOfReservedVariableMtrrs|0x2|UINT32|0x00000015\r
224\r
f7c11c53
MK		 225 ## Specifies buffer size in bytes for STM exception stack. The value should be a multiple of 4KB.\r
226 # @Prompt STM exception stack size.\r
227 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStmExceptionStackSize|0x1000|UINT32|0x32132111\r
228\r
229 ## Specifies buffer size in bytes of MSEG. The value should be a multiple of 4KB.\r
230 # @Prompt MSEG size.\r
231 gUefiCpuPkgTokenSpaceGuid.PcdCpuMsegSize|0x200000|UINT32|0x32132112\r
232\r
98eb0095
JF		 233 ## Specifies the supported CPU features bit in array.\r
234 # @Prompt Supported CPU features.\r
7eee4e1e
JF		 235 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSupport|{0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}|VOID*|0x00000016\r
236\r
98eb0095
JF		 237 ## Specifies if CPU features will be initialized after SMM relocation.\r
238 # @Prompt If CPU features will be initialized after SMM relocation.\r
82e75ac6
JF		 239 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitAfterSmmRelocation|FALSE|BOOLEAN|0x0000001C\r
240\r
98eb0095
JF		 241 ## Specifies if CPU features will be initialized during S3 resume.\r
242 # @Prompt If CPU features will be initialized during S3 resume.\r
82e75ac6
JF		 243 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitOnS3Resume|FALSE|BOOLEAN|0x0000001D\r
244\r
30781feb
DK		 245 ## Specifies CPUID Leaf 0x15 Time Stamp Counter and Nominal Core Crystal Clock Frequency.\r
246 # TSC Frequency = ECX (core crystal clock frequency) * EBX/EAX.\r
247 # Intel Xeon Processor Scalable Family with CPUID signature 06_55H = 25000000 (25MHz)\r
248 # 6th and 7th generation Intel Core processors and Intel Xeon W Processor Family = 24000000 (24MHz)\r
249 # Intel Atom processors based on Goldmont Microarchitecture with CPUID signature 06_5CH = 19200000 (19.2MHz)\r
250 # @Prompt This PCD is the nominal frequency of the core crystal clock in Hz as is CPUID Leaf 0x15:ECX\r
251 gUefiCpuPkgTokenSpaceGuid.PcdCpuCoreCrystalClockFrequency|24000000|UINT64|0x32132113\r
252\r
a1c35ff3
HW		 253 ## Specifies the periodic interval value in microseconds for the status check\r
254 # of APs for StartupAllAPs() and StartupThisAP() executed in non-blocking\r
255 # mode in DXE phase.\r
256 # @Prompt Periodic interval value in microseconds for AP status check in DXE.\r
257 gUefiCpuPkgTokenSpaceGuid.PcdCpuApStatusCheckIntervalInMicroSeconds|100000|UINT32|0x0000001E\r
258\r
f79fcf45 259[PcdsFixedAtBuild, PcdsPatchableInModule, PcdsDynamic, PcdsDynamicEx]\r
b1e01bd4
JF		 260 ## Specifies max supported number of Logical Processors.\r
261 # @Prompt Configure max supported number of Logical Processors\r
262 gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|64|UINT32|0x00000002\r
f79fcf45
JF		 263 ## Specifies timeout value in microseconds for the BSP to detect all APs for the first time.\r
264 # @Prompt Timeout for the BSP to detect all APs for the first time.\r
265 gUefiCpuPkgTokenSpaceGuid.PcdCpuApInitTimeOutInMicroSeconds|50000|UINT32|0x00000004\r
778832bc
LE		 266 ## Specifies the number of Logical Processors that are available in the\r
267 # preboot environment after platform reset, including BSP and APs. Possible\r
268 # values:<BR><BR>\r
269 # zero (default) - PcdCpuBootLogicalProcessorNumber is ignored, and\r
270 # PcdCpuApInitTimeOutInMicroSeconds limits the initial AP\r
271 # detection by the BSP.<BR>\r
272 # nonzero - PcdCpuApInitTimeOutInMicroSeconds is ignored. The initial\r
273 # AP detection finishes only when the detected CPU count\r
274 # (BSP plus APs) reaches the value of\r
275 # PcdCpuBootLogicalProcessorNumber, regardless of how long\r
276 # that takes.<BR>\r
277 # @Prompt Number of Logical Processors available after platform reset.\r
278 gUefiCpuPkgTokenSpaceGuid.PcdCpuBootLogicalProcessorNumber|0|UINT32|0x00000008\r
30314463
JF		 279 ## Specifies the base address of the first microcode Patch in the microcode Region.\r
280 # @Prompt Microcode Region base address.\r
281 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x00000005\r
282 ## Specifies the size of the microcode Region.\r
283 # @Prompt Microcode Region size.\r
284 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x00000006\r
54a3e8c9
JF		 285 ## Specifies the AP wait loop state during POST phase.\r
286 # The value is defined as below.<BR><BR>\r
287 # 1: Place AP in the Hlt-Loop state.<BR>\r
288 # 2: Place AP in the Mwait-Loop state.<BR>\r
289 # 3: Place AP in the Run-Loop state.<BR>\r
290 # @Prompt The AP wait loop state.\r
291 # @ValidRange 0x80000001 | 1 - 3\r
292 gUefiCpuPkgTokenSpaceGuid.PcdCpuApLoopMode|1|UINT8|0x60008006\r
9d39ed93
JF		 293 ## Specifies the AP target C-state for Mwait during POST phase.\r
294 # The default value 0 means C1 state.\r
295 # The value is defined as below.<BR><BR>\r
296 # @Prompt The specified AP target C-state for Mwait.\r
297 gUefiCpuPkgTokenSpaceGuid.PcdCpuApTargetCstate|0|UINT8|0x00000007\r
f79fcf45 298\r
b43dd229
LE		 299 ## Specifies timeout value in microseconds for the BSP in SMM to wait for all APs to come into SMM.\r
300 # @Prompt AP synchronization timeout value in SMM.\r
301 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000000|UINT64|0x32132104\r
302\r
303 ## Indicates the CPU synchronization method used when processing an SMI.\r
304 # 0x00 - Traditional CPU synchronization method.<BR>\r
305 # 0x01 - Relaxed CPU synchronization method.<BR>\r
306 # @Prompt SMM CPU Synchronization Method.\r
307 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmSyncMode|0x00|UINT8|0x60000014\r
308\r
0a70d1c3
JF		 309 ## Specifies the On-demand clock modulation duty cycle when ACPI feature is enabled.\r
310 # @Prompt The encoded values for target duty cycle modulation.\r
311 # @ValidRange 0x80000001 | 0 - 15\r
312 gUefiCpuPkgTokenSpaceGuid.PcdCpuClockModulationDutyCycle|0x0|UINT8|0x0000001A\r
313\r
314 ## Indicates if the current boot is a power-on reset.<BR><BR>\r
315 # TRUE - Current boot is a power-on reset.<BR>\r
316 # FALSE - Current boot is not a power-on reset.<BR>\r
317 # @Prompt Current boot is a power-on reset.\r
318 gUefiCpuPkgTokenSpaceGuid.PcdIsPowerOnReset|FALSE|BOOLEAN|0x0000001B\r
319\r
87184487
RN		 320[PcdsFixedAtBuild.X64, PcdsPatchableInModule.X64, PcdsDynamic.X64, PcdsDynamicEx.X64]\r
321 ## Indicate access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r
322 # MMIO access is always allowed regardless of the value of this PCD.\r
323 # Loose of such restriction is only required by RAS components in X64 platforms.\r
324 # The PCD value is considered as constantly TRUE in IA32 platforms.\r
325 # When the PCD value is TRUE, page table is initialized to cover all memory spaces\r
326 # and the memory occupied by page table is protected by page table itself as read-only.\r
f64a597d
RN		 327 # In X64 build, it cannot be enabled at the same time with SMM profile feature (PcdCpuSmmProfileEnable).\r
328 # In X64 build, it could not be enabled also at the same time with heap guard feature for SMM\r
329 # (PcdHeapGuardPropertyMask in MdeModulePkg).\r
330 # In IA32 build, page table memory is not marked as read-only when either SMM profile feature (PcdCpuSmmProfileEnable)\r
331 # or heap guard feature for SMM (PcdHeapGuardPropertyMask in MdeModulePkg) is enabled.\r
87184487
RN		 332 # TRUE - Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.<BR>\r
333 # FALSE - Access to any type of non-SMRAM memory after SmmReadyToLock is allowed.<BR>\r
334 # @Prompt Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r
335 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmRestrictedMemoryAccess|TRUE|BOOLEAN|0x3213210F\r
336\r
529a5a86
MK		 337[PcdsDynamic, PcdsDynamicEx]\r
338 ## Contains the pointer to a CPU S3 data buffer of structure ACPI_CPU_DATA.\r
339 # @Prompt The pointer to a CPU S3 data buffer.\r
340 # @ValidList 0x80000001 | 0\r
341 gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010\r
342\r
343 ## Contains the pointer to a CPU Hot Plug Data structure if CPU hot-plug is supported.\r
344 # @Prompt The pointer to CPU Hot Plug Data.\r
345 # @ValidList 0x80000001 | 0\r
346 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugDataAddress|0x0|UINT64|0x60000011\r
347\r
7eee4e1e
JF		 348 ## Indicates processor feature capabilities, each bit corresponding to a specific feature.\r
349 # @Prompt Processor feature capabilities.\r
350 # @ValidList 0x80000001 | 0\r
351 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesCapability|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000018\r
352\r
6214ffb4
ED		 353 ## As input, specifies user's desired settings for enabling/disabling processor features.\r
354 ## As output, specifies actual settings for processor features, each bit corresponding to a specific feature.\r
355 # @Prompt As input, specifies user's desired processor feature settings. As output, specifies actual processor feature settings.\r
7eee4e1e
JF		 356 # @ValidList 0x80000001 | 0\r
357 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSetting|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000019\r
358\r
234d4c5f 359 ## Contains the size of memory required when CPU processor trace is enabled.<BR><BR>\r
34b6a0e2
ED		 360 # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r
361 # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r
362 # Default value is 0x00 which means 4KB of memory is allocated if CPU processor trace is enabled.<BR>\r
234d4c5f
ED		 363 # 0x0 - 4K.<BR>\r
364 # 0x1 - 8K.<BR>\r
365 # 0x2 - 16K.<BR>\r
366 # 0x3 - 32K.<BR>\r
367 # 0x4 - 64K.<BR>\r
368 # 0x5 - 128K.<BR>\r
369 # 0x6 - 256K.<BR>\r
370 # 0x7 - 512K.<BR>\r
371 # 0x8 - 1M.<BR>\r
372 # 0x9 - 2M.<BR>\r
373 # 0xA - 4M.<BR>\r
374 # 0xB - 8M.<BR>\r
375 # 0xC - 16M.<BR>\r
376 # 0xD - 32M.<BR>\r
377 # 0xE - 64M.<BR>\r
378 # 0xF - 128M.<BR>\r
34b6a0e2
ED		 379 # @Prompt The memory size used for processor trace if processor trace is enabled.\r
380 # @ValidRange 0x80000001 | 0 - 0xF\r
381 gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceMemSize|0x0|UINT32|0x60000012\r
c7399a0c 382\r
234d4c5f 383 ## Contains the processor trace output scheme when CPU processor trace is enabled.<BR><BR>\r
34b6a0e2
ED		 384 # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r
385 # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r
386 # Default value is 0 which means single range output scheme will be used if CPU processor trace is enabled.<BR>\r
234d4c5f
ED		 387 # 0 - Single Range output scheme.<BR>\r
388 # 1 - ToPA(Table of physical address) scheme.<BR>\r
34b6a0e2
ED		 389 # @Prompt The processor trace output scheme used when processor trace is enabled.\r
390 # @ValidRange 0x80000001 | 0 - 1\r
391 gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceOutputScheme|0x0|UINT8|0x60000015\r
c7399a0c 392\r
c9db7bf1
TL		 393 ## This dynamic PCD indicates whether SEV-ES is enabled\r
394 # TRUE - SEV-ES is enabled\r
395 # FALSE - SEV-ES is not enabled\r
396 # @Prompt SEV-ES Status\r
397 gUefiCpuPkgTokenSpaceGuid.PcdSevEsIsEnabled|FALSE|BOOLEAN|0x60000016\r
398\r
f4e3ce5f
BS		 399 ## This dynamic PCD contains the hypervisor features value obtained through the GHCB HYPERVISOR\r
400 # features VMGEXIT defined in the version 2 of GHCB spec.\r
401 # @Prompt GHCB Hypervisor Features\r
402 gUefiCpuPkgTokenSpaceGuid.PcdGhcbHypervisorFeatures|0x0|UINT64|0x60000018\r
403\r
abae030a
LG		 404[UserExtensions.TianoCore."ExtraFiles"]\r
405 UefiCpuPkgExtra.uni\r
EFI Development Kit II mirror for PVE