UefiCpuPkg/Include: Add MicrocodeFlashAccessLib header.
[mirror_edk2.git] / UefiCpuPkg / UefiCpuPkg.dec
CommitLineData
7798fb83 1## @file UefiCpuPkg.dec\r
7798fb83
HT
2# This Package provides UEFI compatible CPU modules and libraries.\r
3#\r
b1e01bd4 4# Copyright (c) 2007 - 2016, Intel Corporation. All rights reserved.<BR>\r
7798fb83
HT
5#\r
6# This program and the accompanying materials are licensed and made available under\r
7# the terms and conditions of the BSD License which accompanies this distribution.\r
8# The full text of the license may be found at\r
9# http://opensource.org/licenses/bsd-license.php\r
10#\r
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13#\r
14##\r
15\r
16[Defines]\r
17 DEC_SPECIFICATION = 0x00010005\r
18 PACKAGE_NAME = UefiCpuPkg\r
abae030a 19 PACKAGE_UNI_FILE = UefiCpuPkg.uni\r
7798fb83
HT
20 PACKAGE_GUID = 2171df9b-0d39-45aa-ac37-2de190010d23\r
21 PACKAGE_VERSION = 0.3\r
22\r
23[Includes]\r
24 Include\r
25\r
26[LibraryClasses]\r
27 ## @libraryclass Defines some routines that are generic for IA32 family CPU\r
28 ## to be UEFI specification compliant.\r
29 ##\r
30 UefiCpuLib|Include/Library/UefiCpuLib.h\r
31\r
32[LibraryClasses.IA32, LibraryClasses.X64]\r
33 ## @libraryclass Provides functions to manage MTRR settings on IA32 and X64 CPUs.\r
34 ##\r
35 MtrrLib|Include/Library/MtrrLib.h\r
36\r
37 ## @libraryclass Provides functions to manage the Local APIC on IA32 and X64 CPUs.\r
38 ##\r
39 LocalApicLib|Include/Library/LocalApicLib.h\r
d947a4cc
MK
40\r
41 ## @libraryclass Provides platform specific initialization functions in the SEC phase.\r
42 ##\r
43 PlatformSecLib|Include/Library/PlatformSecLib.h\r
529a5a86 44\r
406c7200
MK
45 ## @libraryclass Public include file for the SMM CPU Platform Hook Library.\r
46 ##\r
47 SmmCpuPlatformHookLib|Include/Library/SmmCpuPlatformHookLib.h\r
529a5a86 48\r
406c7200
MK
49 ## @libraryclass Provides the CPU specific programming for PiSmmCpuDxeSmm module.\r
50 ##\r
51 SmmCpuFeaturesLib|Include/Library/SmmCpuFeaturesLib.h\r
52\r
87896d03
JF
53 ## @libraryclass Provides functions to support MP services on CpuMpPei and CpuDxe module.\r
54 ##\r
55 MpInitLib|Include/Library/MpInitLib.h\r
56\r
7798fb83
HT
57[Guids]\r
58 gUefiCpuPkgTokenSpaceGuid = { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa, 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }}\r
59\r
406c7200
MK
60[Protocols]\r
61 ## Include/Protocol/SmmCpuService.h\r
62 gEfiSmmCpuServiceProtocolGuid = { 0x1d202cab, 0xc8ab, 0x4d5c, { 0x94, 0xf7, 0x3c, 0xfc, 0xc0, 0xd3, 0xd3, 0x35 }}\r
529a5a86 63\r
abae030a
LG
64#\r
65# [Error.gUefiCpuPkgTokenSpaceGuid]\r
66# 0x80000001 | Invalid value provided.\r
67#\r
68\r
529a5a86
MK
69[PcdsFeatureFlag]\r
70 ## Indicates if SMM Profile will be enabled.\r
71 # If enabled, instruction executions in and data accesses to memory outside of SMRAM will be logged.\r
72 # This PCD is only for validation purpose. It should be set to false in production.<BR><BR>\r
73 # TRUE - SMM Profile will be enabled.<BR>\r
74 # FALSE - SMM Profile will be disabled.<BR>\r
75 # @Prompt Enable SMM Profile.\r
76 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileEnable|FALSE|BOOLEAN|0x32132109\r
77\r
78 ## Indicates if the SMM profile log buffer is a ring buffer.\r
79 # If disabled, no additional log can be done when the buffer is full.<BR><BR>\r
80 # TRUE - the SMM profile log buffer is a ring buffer.<BR>\r
81 # FALSE - the SMM profile log buffer is a normal buffer.<BR>\r
82 # @Prompt The SMM profile log buffer is a ring buffer.\r
83 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileRingBuffer|FALSE|BOOLEAN|0x3213210a\r
84\r
85 ## Indicates if SMM Startup AP in a blocking fashion.\r
86 # TRUE - SMM Startup AP in a blocking fashion.<BR>\r
87 # FALSE - SMM Startup AP in a non-blocking fashion.<BR>\r
88 # @Prompt SMM Startup AP in a blocking fashion.\r
89 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|FALSE|BOOLEAN|0x32132108\r
90\r
91 ## Indicates if SMM Stack Guard will be enabled.\r
509f8425 92 # If enabled, stack overflow in SMM can be caught, preventing chaotic consequences.<BR><BR>\r
529a5a86
MK
93 # TRUE - SMM Stack Guard will be enabled.<BR>\r
94 # FALSE - SMM Stack Guard will be disabled.<BR>\r
95 # @Prompt Enable SMM Stack Guard.\r
509f8425 96 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackGuard|TRUE|BOOLEAN|0x1000001C\r
529a5a86
MK
97\r
98 ## Indicates if BSP election in SMM will be enabled.\r
99 # If enabled, a BSP will be dynamically elected among all processors in each SMI.\r
100 # Otherwise, processor 0 is always as BSP in each SMI.<BR><BR>\r
101 # TRUE - BSP election in SMM will be enabled.<BR>\r
102 # FALSE - BSP election in SMM will be disabled.<BR>\r
103 # @Prompt Enable BSP election in SMM.\r
104 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmEnableBspElection|TRUE|BOOLEAN|0x32132106\r
105\r
106 ## Indicates if CPU SMM hot-plug will be enabled.<BR><BR>\r
107 # TRUE - SMM CPU hot-plug will be enabled.<BR>\r
108 # FALSE - SMM CPU hot-plug will be disabled.<BR>\r
109 # @Prompt SMM CPU hot-plug.\r
110 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugSupport|FALSE|BOOLEAN|0x3213210C\r
111\r
112 ## Indicates if SMM Debug will be enabled.\r
113 # If enabled, hardware breakpoints in SMRAM can be set outside of SMM mode and take effect in SMM.<BR><BR>\r
114 # TRUE - SMM Debug will be enabled.<BR>\r
115 # FALSE - SMM Debug will be disabled.<BR>\r
116 # @Prompt Enable SMM Debug.\r
117 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|FALSE|BOOLEAN|0x1000001B\r
118\r
119 ## Indicates if lock SMM Feature Control MSR.<BR><BR>\r
120 # TRUE - SMM Feature Control MSR will be locked.<BR>\r
121 # FALSE - SMM Feature Control MSR will not be locked.<BR>\r
122 # @Prompt Lock SMM Feature Control MSR.\r
123 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmFeatureControlMsrLock|TRUE|BOOLEAN|0x3213210B\r
124\r
7798fb83 125[PcdsFixedAtBuild, PcdsPatchableInModule]\r
529a5a86
MK
126 ## This value is the CPU Local APIC base address, which aligns the address on a 4-KByte boundary.\r
127 # @Prompt Configure base address of CPU Local APIC\r
abae030a 128 # @Expression 0x80000001 | (gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress & 0xfff) == 0\r
7798fb83 129 gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress|0xfee00000|UINT32|0x00000001\r
529a5a86 130\r
abae030a
LG
131 ## Specifies delay value in microseconds after sending out an INIT IPI.\r
132 # @Prompt Configure delay value after send an INIT IPI\r
cf1eb6e6 133 gUefiCpuPkgTokenSpaceGuid.PcdCpuInitIpiDelayInMicroSeconds|10000|UINT32|0x30000002\r
529a5a86 134\r
6a26a597
CF
135 ## This value specifies the Application Processor (AP) stack size, used for Mp Service, which must\r
136 ## aligns the address on a 4-KByte boundary.\r
137 # @Prompt Configure stack size for Application Processor (AP)\r
138 gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize|0x8000|UINT32|0x00000003\r
7798fb83 139\r
d947a4cc
MK
140 ## Specifies stack size in the temporary RAM. 0 means half of TemporaryRamSize.\r
141 # @Prompt Stack size in the temporary RAM.\r
142 gUefiCpuPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x10001003\r
143\r
529a5a86
MK
144 ## Specifies buffer size in bytes to save SMM profile data. The value should be a multiple of 4KB.\r
145 # @Prompt SMM profile data buffer size.\r
146 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileSize|0x200000|UINT32|0x32132107\r
147\r
148 ## Specifies stack size in bytes for each processor in SMM.\r
149 # @Prompt Processor stack size in SMM.\r
150 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x2000|UINT32|0x32132105\r
151\r
152 ## Specifies timeout value in microseconds for the BSP in SMM to wait for all APs to come into SMM.\r
153 # @Prompt AP synchronization timeout value in SMM.\r
154 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000000|UINT64|0x32132104\r
155\r
156 ## Indicates if SMM Code Access Check is enabled.\r
157 # If enabled, the SMM handler cannot execute the code outside SMM regions.\r
158 # This PCD is suggested to TRUE in production image.<BR><BR>\r
159 # TRUE - SMM Code Access Check will be enabled.<BR>\r
160 # FALSE - SMM Code Access Check will be disabled.<BR>\r
161 # @Prompt SMM Code Access Check.\r
162 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmCodeAccessCheckEnable|TRUE|BOOLEAN|0x60000013\r
163\r
164 ## Indicates the CPU synchronization method used when processing an SMI.\r
165 # 0x00 - Traditional CPU synchronization method.<BR>\r
166 # 0x01 - Relaxed CPU synchronization method.<BR>\r
167 # @Prompt SMM CPU Synchronization Method.\r
168 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmSyncMode|0x00|UINT8|0x60000014\r
169\r
46309b11
JF
170 ## Specifies the number of variable MTRRs reserved for OS use. The default number of\r
171 # MTRRs reserved for OS use is 2.\r
172 # @Prompt Number of reserved variable MTRRs.\r
173 gUefiCpuPkgTokenSpaceGuid.PcdCpuNumberOfReservedVariableMtrrs|0x2|UINT32|0x00000015\r
174\r
f79fcf45 175[PcdsFixedAtBuild, PcdsPatchableInModule, PcdsDynamic, PcdsDynamicEx]\r
b1e01bd4
JF
176 ## Specifies max supported number of Logical Processors.\r
177 # @Prompt Configure max supported number of Logical Processors\r
178 gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|64|UINT32|0x00000002\r
f79fcf45
JF
179 ## Specifies timeout value in microseconds for the BSP to detect all APs for the first time.\r
180 # @Prompt Timeout for the BSP to detect all APs for the first time.\r
181 gUefiCpuPkgTokenSpaceGuid.PcdCpuApInitTimeOutInMicroSeconds|50000|UINT32|0x00000004\r
30314463
JF
182 ## Specifies the base address of the first microcode Patch in the microcode Region.\r
183 # @Prompt Microcode Region base address.\r
184 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x00000005\r
185 ## Specifies the size of the microcode Region.\r
186 # @Prompt Microcode Region size.\r
187 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x00000006\r
54a3e8c9
JF
188 ## Specifies the AP wait loop state during POST phase.\r
189 # The value is defined as below.<BR><BR>\r
190 # 1: Place AP in the Hlt-Loop state.<BR>\r
191 # 2: Place AP in the Mwait-Loop state.<BR>\r
192 # 3: Place AP in the Run-Loop state.<BR>\r
193 # @Prompt The AP wait loop state.\r
194 # @ValidRange 0x80000001 | 1 - 3\r
195 gUefiCpuPkgTokenSpaceGuid.PcdCpuApLoopMode|1|UINT8|0x60008006\r
9d39ed93
JF
196 ## Specifies the AP target C-state for Mwait during POST phase.\r
197 # The default value 0 means C1 state.\r
198 # The value is defined as below.<BR><BR>\r
199 # @Prompt The specified AP target C-state for Mwait.\r
200 gUefiCpuPkgTokenSpaceGuid.PcdCpuApTargetCstate|0|UINT8|0x00000007\r
f79fcf45 201\r
529a5a86
MK
202[PcdsDynamic, PcdsDynamicEx]\r
203 ## Contains the pointer to a CPU S3 data buffer of structure ACPI_CPU_DATA.\r
204 # @Prompt The pointer to a CPU S3 data buffer.\r
205 # @ValidList 0x80000001 | 0\r
206 gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010\r
207\r
208 ## Contains the pointer to a CPU Hot Plug Data structure if CPU hot-plug is supported.\r
209 # @Prompt The pointer to CPU Hot Plug Data.\r
210 # @ValidList 0x80000001 | 0\r
211 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugDataAddress|0x0|UINT64|0x60000011\r
212\r
abae030a
LG
213[UserExtensions.TianoCore."ExtraFiles"]\r
214 UefiCpuPkgExtra.uni\r