]> git.proxmox.com Git - mirror_edk2.git/blame - UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume.c
Add missing status code in several modules.
[mirror_edk2.git] / UefiCpuPkg / Universal / Acpi / S3Resume2Pei / S3Resume.c
CommitLineData
1f569620 1/** @file\r
2 This module produces the EFI_PEI_S3_RESUME_PPI.\r
3 This module works with StandAloneBootScriptExecutor to S3 resume to OS.\r
4 This module will excute the boot script saved during last boot and after that,\r
5 control is passed to OS waking up handler.\r
6\r
e47459e6 7 Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>\r
1f569620 8\r
9 This program and the accompanying materials\r
10 are licensed and made available under the terms and conditions\r
11 of the BSD License which accompanies this distribution. The\r
12 full text of the license may be found at\r
13 http://opensource.org/licenses/bsd-license.php\r
14\r
15 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
16 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
17\r
18**/\r
19\r
20#include <PiPei.h>\r
21\r
22#include <Guid/AcpiS3Context.h>\r
23#include <Guid/BootScriptExecutorVariable.h>\r
24#include <Guid/Performance.h>\r
25#include <Ppi/ReadOnlyVariable2.h>\r
26#include <Ppi/S3Resume2.h>\r
27#include <Ppi/SmmAccess.h>\r
28#include <Ppi/PostBootScriptTable.h>\r
29#include <Ppi/EndOfPeiPhase.h>\r
30\r
31#include <Library/DebugLib.h>\r
32#include <Library/BaseLib.h>\r
33#include <Library/TimerLib.h>\r
34#include <Library/PeimEntryPoint.h>\r
35#include <Library/PeiServicesLib.h>\r
36#include <Library/HobLib.h>\r
37#include <Library/PerformanceLib.h>\r
38#include <Library/PeiServicesTablePointerLib.h>\r
39#include <Library/IoLib.h>\r
40#include <Library/BaseMemoryLib.h>\r
41#include <Library/MemoryAllocationLib.h>\r
42#include <Library/PcdLib.h>\r
43#include <Library/DebugAgentLib.h>\r
44#include <Library/LocalApicLib.h>\r
45#include <Library/ReportStatusCodeLib.h>\r
46#include <Library/PrintLib.h>\r
c56b6566 47#include <Library/HobLib.h>\r
1f569620 48#include <Library/LockBoxLib.h>\r
49#include <IndustryStandard/Acpi.h>\r
50\r
51#pragma pack(1)\r
52typedef union {\r
53 struct {\r
54 UINT32 LimitLow : 16;\r
55 UINT32 BaseLow : 16;\r
56 UINT32 BaseMid : 8;\r
57 UINT32 Type : 4;\r
58 UINT32 System : 1;\r
59 UINT32 Dpl : 2;\r
60 UINT32 Present : 1;\r
61 UINT32 LimitHigh : 4;\r
62 UINT32 Software : 1;\r
63 UINT32 Reserved : 1;\r
64 UINT32 DefaultSize : 1;\r
65 UINT32 Granularity : 1;\r
66 UINT32 BaseHigh : 8;\r
67 } Bits;\r
68 UINT64 Uint64;\r
69} IA32_GDT;\r
70\r
71//\r
72// Page-Map Level-4 Offset (PML4) and\r
73// Page-Directory-Pointer Offset (PDPE) entries 4K & 2MB\r
74//\r
75typedef union {\r
76 struct {\r
77 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r
78 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r
79 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r
80 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r
81 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r
82 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r
83 UINT64 Reserved:1; // Reserved\r
84 UINT64 MustBeZero:2; // Must Be Zero\r
85 UINT64 Available:3; // Available for use by system software\r
86 UINT64 PageTableBaseAddress:40; // Page Table Base Address\r
87 UINT64 AvabilableHigh:11; // Available for use by system software\r
88 UINT64 Nx:1; // No Execute bit\r
89 } Bits;\r
90 UINT64 Uint64;\r
91} PAGE_MAP_AND_DIRECTORY_POINTER;\r
92\r
93//\r
94// Page Table Entry 2MB\r
95//\r
96typedef union {\r
97 struct {\r
98 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r
99 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r
100 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r
101 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r
102 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r
103 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r
104 UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page\r
105 UINT64 MustBe1:1; // Must be 1 \r
106 UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write\r
107 UINT64 Available:3; // Available for use by system software\r
108 UINT64 PAT:1; //\r
109 UINT64 MustBeZero:8; // Must be zero;\r
110 UINT64 PageTableBaseAddress:31; // Page Table Base Address\r
111 UINT64 AvabilableHigh:11; // Available for use by system software\r
112 UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution\r
113 } Bits;\r
114 UINT64 Uint64;\r
115} PAGE_TABLE_ENTRY;\r
116\r
c56b6566
JY
117//\r
118// Page Table Entry 1GB\r
119//\r
120typedef union {\r
121 struct {\r
122 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r
123 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r
124 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r
125 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r
126 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r
127 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r
128 UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page\r
129 UINT64 MustBe1:1; // Must be 1 \r
130 UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write\r
131 UINT64 Available:3; // Available for use by system software\r
132 UINT64 PAT:1; //\r
133 UINT64 MustBeZero:17; // Must be zero;\r
134 UINT64 PageTableBaseAddress:22; // Page Table Base Address\r
135 UINT64 AvabilableHigh:11; // Available for use by system software\r
136 UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution\r
137 } Bits;\r
138 UINT64 Uint64;\r
139} PAGE_TABLE_1G_ENTRY;\r
140\r
1f569620 141#pragma pack()\r
142\r
143//\r
144// Function prototypes\r
145//\r
146/**\r
147 a ASM function to transfer control to OS.\r
148 \r
149 @param S3WakingVector The S3 waking up vector saved in ACPI Facs table\r
150 @param AcpiLowMemoryBase a buffer under 1M which could be used during the transfer \r
151**/\r
152typedef\r
153VOID\r
154(EFIAPI *ASM_TRANSFER_CONTROL) (\r
155 IN UINT32 S3WakingVector,\r
156 IN UINT32 AcpiLowMemoryBase\r
157 );\r
158\r
159/**\r
160 Restores the platform to its preboot configuration for an S3 resume and\r
161 jumps to the OS waking vector.\r
162\r
163 This function will restore the platform to its pre-boot configuration that was\r
164 pre-stored in the boot script table and transfer control to OS waking vector.\r
165 Upon invocation, this function is responsible for locating the following\r
166 information before jumping to OS waking vector:\r
167 - ACPI tables\r
168 - boot script table\r
169 - any other information that it needs\r
170\r
171 The S3RestoreConfig() function then executes the pre-stored boot script table\r
172 and transitions the platform to the pre-boot state. The boot script is recorded\r
173 during regular boot using the EFI_S3_SAVE_STATE_PROTOCOL.Write() and\r
174 EFI_S3_SMM_SAVE_STATE_PROTOCOL.Write() functions. Finally, this function\r
175 transfers control to the OS waking vector. If the OS supports only a real-mode\r
176 waking vector, this function will switch from flat mode to real mode before\r
177 jumping to the waking vector. If all platform pre-boot configurations are\r
178 successfully restored and all other necessary information is ready, this\r
179 function will never return and instead will directly jump to the OS waking\r
180 vector. If this function returns, it indicates that the attempt to resume\r
181 from the ACPI S3 sleep state failed.\r
182\r
183 @param[in] This Pointer to this instance of the PEI_S3_RESUME_PPI\r
184\r
185 @retval EFI_ABORTED Execution of the S3 resume boot script table failed.\r
186 @retval EFI_NOT_FOUND Some necessary information that is used for the S3\r
187 resume boot path could not be located.\r
188\r
189**/\r
190EFI_STATUS\r
191EFIAPI\r
192S3RestoreConfig2 (\r
193 IN EFI_PEI_S3_RESUME2_PPI *This\r
194 );\r
195\r
abef469f 196/**\r
197 Set data segment selectors value including DS/ES/FS/GS/SS.\r
198\r
199 @param[in] SelectorValue Segment selector value to be set.\r
200\r
201**/\r
202VOID\r
203EFIAPI\r
204AsmSetDataSelectors (\r
205 IN UINT16 SelectorValue\r
206 );\r
207\r
1f569620 208//\r
209// Globals\r
210//\r
211EFI_PEI_S3_RESUME2_PPI mS3ResumePpi = { S3RestoreConfig2 };\r
212\r
213EFI_PEI_PPI_DESCRIPTOR mPpiList = {\r
214 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
215 &gEfiPeiS3Resume2PpiGuid,\r
216 &mS3ResumePpi\r
217};\r
218\r
219EFI_PEI_PPI_DESCRIPTOR mPpiListPostScriptTable = {\r
220 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
221 &gPeiPostScriptTablePpiGuid,\r
222 0\r
223};\r
224\r
225EFI_PEI_PPI_DESCRIPTOR mPpiListEndOfPeiTable = {\r
226 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
227 &gEfiEndOfPeiSignalPpiGuid,\r
228 0\r
229};\r
230\r
231//\r
232// Global Descriptor Table (GDT)\r
233//\r
234GLOBAL_REMOVE_IF_UNREFERENCED IA32_GDT mGdtEntries[] = {\r
235/* selector { Global Segment Descriptor } */\r
236/* 0x00 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
237/* 0x08 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
238/* 0x10 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},\r
239/* 0x18 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},\r
240/* 0x20 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
241/* 0x28 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},\r
242/* 0x30 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},\r
243/* 0x38 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 1, 0, 1, 0}},\r
244/* 0x40 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
245};\r
246\r
abef469f 247#define DATA_SEGEMENT_SELECTOR 0x18\r
248\r
1f569620 249//\r
250// IA32 Gdt register\r
251//\r
252GLOBAL_REMOVE_IF_UNREFERENCED CONST IA32_DESCRIPTOR mGdt = {\r
253 sizeof (mGdtEntries) - 1,\r
254 (UINTN) mGdtEntries\r
255 };\r
256\r
257/**\r
258 Performance measure function to get S3 detailed performance data.\r
259\r
260 This function will getS3 detailed performance data and saved in pre-reserved ACPI memory.\r
261**/\r
262VOID\r
263WriteToOsS3PerformanceData (\r
264 VOID\r
265 )\r
266{\r
267 EFI_STATUS Status;\r
268 EFI_PHYSICAL_ADDRESS mAcpiLowMemoryBase;\r
269 PERF_HEADER *PerfHeader;\r
270 PERF_DATA *PerfData;\r
271 UINT64 Ticker;\r
272 UINTN Index;\r
273 EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices;\r
274 UINTN VarSize;\r
275 UINTN LogEntryKey;\r
276 CONST VOID *Handle;\r
277 CONST CHAR8 *Token;\r
278 CONST CHAR8 *Module;\r
279 UINT64 StartTicker;\r
280 UINT64 EndTicker;\r
281 UINT64 StartValue;\r
282 UINT64 EndValue;\r
283 BOOLEAN CountUp;\r
284 UINT64 Freq;\r
285\r
286 //\r
287 // Retrive time stamp count as early as possilbe\r
288 //\r
289 Ticker = GetPerformanceCounter ();\r
290\r
291 Freq = GetPerformanceCounterProperties (&StartValue, &EndValue);\r
292\r
293 Freq = DivU64x32 (Freq, 1000);\r
294\r
295 Status = PeiServicesLocatePpi (\r
296 &gEfiPeiReadOnlyVariable2PpiGuid,\r
297 0,\r
298 NULL,\r
299 (VOID **) &VariableServices\r
300 );\r
40ef06fc
SZ
301 if (EFI_ERROR (Status)) {\r
302 return;\r
303 }\r
1f569620 304\r
305 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);\r
306 Status = VariableServices->GetVariable (\r
307 VariableServices,\r
308 L"PerfDataMemAddr",\r
309 &gPerformanceProtocolGuid,\r
310 NULL,\r
311 &VarSize,\r
312 &mAcpiLowMemoryBase\r
313 );\r
314 if (EFI_ERROR (Status)) {\r
315 DEBUG ((EFI_D_ERROR, "Fail to retrieve variable to log S3 performance data \n"));\r
316 return;\r
317 }\r
318\r
319 PerfHeader = (PERF_HEADER *) (UINTN) mAcpiLowMemoryBase;\r
320\r
321 if (PerfHeader->Signiture != PERFORMANCE_SIGNATURE) {\r
322 DEBUG ((EFI_D_ERROR, "Performance data in ACPI memory get corrupted! \n"));\r
323 return;\r
324 }\r
325\r
326 //\r
327 // Record total S3 resume time.\r
328 //\r
329 if (EndValue >= StartValue) {\r
330 PerfHeader->S3Resume = Ticker - StartValue;\r
331 CountUp = TRUE;\r
332 } else {\r
333 PerfHeader->S3Resume = StartValue - Ticker;\r
334 CountUp = FALSE;\r
335 }\r
336\r
337 //\r
338 // Get S3 detailed performance data\r
339 //\r
340 Index = 0;\r
341 LogEntryKey = 0;\r
342 while ((LogEntryKey = GetPerformanceMeasurement (\r
343 LogEntryKey,\r
344 &Handle,\r
345 &Token,\r
346 &Module,\r
347 &StartTicker,\r
348 &EndTicker)) != 0) {\r
349 if (EndTicker != 0) {\r
350 PerfData = &PerfHeader->S3Entry[Index];\r
351\r
352 //\r
353 // Use File Handle to specify the different performance log for PEIM.\r
354 // File Handle is the base address of PEIM FFS file.\r
355 //\r
356 if ((AsciiStrnCmp (Token, "PEIM", PEI_PERFORMANCE_STRING_SIZE) == 0) && (Handle != NULL)) {\r
357 AsciiSPrint (PerfData->Token, PERF_TOKEN_LENGTH, "0x%11p", Handle);\r
358 } else {\r
359 AsciiStrnCpy (PerfData->Token, Token, PERF_TOKEN_LENGTH);\r
360 }\r
361 if (StartTicker == 1) {\r
362 StartTicker = StartValue;\r
363 }\r
364 if (EndTicker == 1) {\r
365 EndTicker = StartValue;\r
366 }\r
367 Ticker = CountUp? (EndTicker - StartTicker) : (StartTicker - EndTicker);\r
368 PerfData->Duration = (UINT32) DivU64x32 (Ticker, (UINT32) Freq);\r
369\r
370 //\r
371 // Only Record > 1ms performance data so that more big performance can be recorded.\r
372 //\r
373 if ((Ticker > Freq) && (++Index >= PERF_PEI_ENTRY_MAX_NUM)) {\r
374 //\r
375 // Reach the maximum number of PEI performance log entries.\r
376 //\r
377 break;\r
378 }\r
379 }\r
380 }\r
381 PerfHeader->S3EntryNum = (UINT32) Index;\r
382}\r
383\r
d0bf5623
JY
384/**\r
385 The function will check if current waking vector is long mode.\r
386\r
387 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT\r
388\r
389 @retval TRUE Current context need long mode waking vector.\r
390 @retval FALSE Current context need not long mode waking vector.\r
391**/\r
392BOOLEAN\r
393IsLongModeWakingVector (\r
394 IN ACPI_S3_CONTEXT *AcpiS3Context\r
395 )\r
396{\r
397 EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *Facs;\r
398\r
399 Facs = (EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable));\r
400 if ((Facs == NULL) ||\r
401 (Facs->Signature != EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE) ||\r
402 ((Facs->FirmwareWakingVector == 0) && (Facs->XFirmwareWakingVector == 0)) ) {\r
403 // Something wrong with FACS\r
404 return FALSE;\r
405 }\r
406 if (Facs->XFirmwareWakingVector != 0) {\r
407 if ((Facs->Version == EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION) &&\r
408 ((Facs->Flags & EFI_ACPI_4_0_64BIT_WAKE_SUPPORTED_F) != 0) &&\r
409 ((Facs->Flags & EFI_ACPI_4_0_OSPM_64BIT_WAKE__F) != 0)) {\r
410 // Both BIOS and OS wants 64bit vector\r
411 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
412 return TRUE;\r
413 }\r
414 }\r
415 }\r
416 return FALSE;\r
417}\r
418\r
1f569620 419/**\r
420 Jump to OS waking vector.\r
421 The function will install boot script done PPI, report S3 resume status code, and then jump to OS waking vector.\r
422\r
423 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT\r
424 @param PeiS3ResumeState a pointer to a structure of PEI_S3_RESUME_STATE\r
425**/\r
426VOID\r
427EFIAPI\r
428S3ResumeBootOs (\r
429 IN ACPI_S3_CONTEXT *AcpiS3Context,\r
430 IN PEI_S3_RESUME_STATE *PeiS3ResumeState\r
431 )\r
432{\r
433 EFI_STATUS Status;\r
434 EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *Facs;\r
435 ASM_TRANSFER_CONTROL AsmTransferControl;\r
436 UINTN TempStackTop;\r
437 UINTN TempStack[0x10];\r
438\r
439 //\r
440 // Restore IDT\r
441 //\r
442 AsmWriteIdtr (&PeiS3ResumeState->Idtr);\r
443\r
f5c941b1 444 //\r
445 // NOTE: Because Debug Timer interrupt and system interrupts will be disabled \r
446 // in BootScriptExecuteDxe, the rest code in S3ResumeBootOs() cannot be halted\r
447 // by soft debugger.\r
448 //\r
449\r
5c0687cc
SZ
450 PERF_END (NULL, "ScriptExec", NULL, 0);\r
451\r
1f569620 452 //\r
453 // Install BootScriptDonePpi\r
454 //\r
455 Status = PeiServicesInstallPpi (&mPpiListPostScriptTable);\r
456 ASSERT_EFI_ERROR (Status);\r
457\r
458 //\r
459 // Get ACPI Table Address\r
460 //\r
461 Facs = (EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable));\r
462\r
463 if ((Facs == NULL) ||\r
464 (Facs->Signature != EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE) ||\r
465 ((Facs->FirmwareWakingVector == 0) && (Facs->XFirmwareWakingVector == 0)) ) {\r
466 CpuDeadLoop ();\r
467 return ;\r
468 }\r
469\r
1f569620 470 //\r
471 // Install EndOfPeiPpi\r
472 //\r
473 Status = PeiServicesInstallPpi (&mPpiListEndOfPeiTable);\r
474 ASSERT_EFI_ERROR (Status);\r
475\r
26c0ba77
SZ
476 //\r
477 // report status code on S3 resume\r
478 //\r
479 REPORT_STATUS_CODE (EFI_PROGRESS_CODE, EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEI_PC_OS_WAKE);\r
480\r
1f569620 481 PERF_CODE (\r
482 WriteToOsS3PerformanceData ();\r
483 );\r
484\r
485 AsmTransferControl = (ASM_TRANSFER_CONTROL)(UINTN)PeiS3ResumeState->AsmTransferControl;\r
486 if (Facs->XFirmwareWakingVector != 0) {\r
487 //\r
488 // Switch to native waking vector\r
489 //\r
490 TempStackTop = (UINTN)&TempStack + sizeof(TempStack);\r
491 if ((Facs->Version == EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION) &&\r
492 ((Facs->Flags & EFI_ACPI_4_0_64BIT_WAKE_SUPPORTED_F) != 0) &&\r
493 ((Facs->Flags & EFI_ACPI_4_0_OSPM_64BIT_WAKE__F) != 0)) {\r
494 //\r
495 // X64 long mode waking vector\r
496 //\r
497 DEBUG (( EFI_D_ERROR, "Transfer to 64bit OS waking vector - %x\r\n", (UINTN)Facs->XFirmwareWakingVector));\r
498 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
499 AsmEnablePaging64 (\r
500 0x38,\r
501 Facs->XFirmwareWakingVector,\r
502 0,\r
503 0,\r
504 (UINT64)(UINTN)TempStackTop\r
505 );\r
506 } else {\r
507 DEBUG (( EFI_D_ERROR, "Unsupported for 32bit DXE transfer to 64bit OS waking vector!\r\n"));\r
508 ASSERT (FALSE);\r
509 }\r
510 } else {\r
511 //\r
512 // IA32 protected mode waking vector (Page disabled)\r
513 //\r
514 DEBUG (( EFI_D_ERROR, "Transfer to 32bit OS waking vector - %x\r\n", (UINTN)Facs->XFirmwareWakingVector));\r
515 SwitchStack (\r
516 (SWITCH_STACK_ENTRY_POINT) (UINTN) Facs->XFirmwareWakingVector,\r
517 NULL,\r
518 NULL,\r
519 (VOID *)(UINTN)TempStackTop\r
520 );\r
521 }\r
522 } else {\r
523 //\r
524 // 16bit Realmode waking vector\r
525 //\r
526 DEBUG (( EFI_D_ERROR, "Transfer to 16bit OS waking vector - %x\r\n", (UINTN)Facs->FirmwareWakingVector));\r
527 AsmTransferControl (Facs->FirmwareWakingVector, 0x0);\r
528 }\r
529\r
530 //\r
531 // Never run to here\r
532 //\r
533 CpuDeadLoop();\r
534}\r
535\r
536/**\r
537 Restore S3 page table because we do not trust ACPINvs content.\r
538 If BootScriptExector driver will not run in 64-bit mode, this function will do nothing. \r
539\r
540 @param S3NvsPageTableAddress PageTableAddress in ACPINvs\r
d0bf5623 541 @param Build4GPageTableOnly If BIOS just build 4G page table only\r
1f569620 542**/\r
543VOID\r
544RestoreS3PageTables (\r
d0bf5623
JY
545 IN UINTN S3NvsPageTableAddress,\r
546 IN BOOLEAN Build4GPageTableOnly\r
1f569620 547 )\r
548{\r
549 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
550 UINT32 RegEax;\r
c56b6566 551 UINT32 RegEdx;\r
1f569620 552 UINT8 PhysicalAddressBits;\r
553 EFI_PHYSICAL_ADDRESS PageAddress;\r
554 UINTN IndexOfPml4Entries;\r
555 UINTN IndexOfPdpEntries;\r
556 UINTN IndexOfPageDirectoryEntries;\r
c56b6566
JY
557 UINT32 NumberOfPml4EntriesNeeded;\r
558 UINT32 NumberOfPdpEntriesNeeded;\r
1f569620 559 PAGE_MAP_AND_DIRECTORY_POINTER *PageMapLevel4Entry;\r
560 PAGE_MAP_AND_DIRECTORY_POINTER *PageMap;\r
561 PAGE_MAP_AND_DIRECTORY_POINTER *PageDirectoryPointerEntry;\r
562 PAGE_TABLE_ENTRY *PageDirectoryEntry;\r
c56b6566
JY
563 VOID *Hob;\r
564 BOOLEAN Page1GSupport;\r
565 PAGE_TABLE_1G_ENTRY *PageDirectory1GEntry;\r
1f569620 566\r
567 //\r
568 // NOTE: We have to ASSUME the page table generation format, because we do not know whole page table information.\r
569 // The whole page table is too large to be saved in SMRAM.\r
570 //\r
571 // The assumption is : whole page table is allocated in CONTINOUS memory and CR3 points to TOP page.\r
572 //\r
d0bf5623 573 DEBUG ((EFI_D_ERROR, "S3NvsPageTableAddress - %x (%x)\n", (UINTN)S3NvsPageTableAddress, (UINTN)Build4GPageTableOnly));\r
1f569620 574\r
575 //\r
576 // By architecture only one PageMapLevel4 exists - so lets allocate storgage for it.\r
577 //\r
578 PageMap = (PAGE_MAP_AND_DIRECTORY_POINTER *)S3NvsPageTableAddress;\r
579 S3NvsPageTableAddress += SIZE_4KB;\r
580 \r
c56b6566 581 Page1GSupport = FALSE;\r
378175d2
JY
582 if (PcdGetBool(PcdUse1GPageTable)) {\r
583 AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);\r
584 if (RegEax >= 0x80000001) {\r
585 AsmCpuid (0x80000001, NULL, NULL, NULL, &RegEdx);\r
586 if ((RegEdx & BIT26) != 0) {\r
587 Page1GSupport = TRUE;\r
588 }\r
c56b6566
JY
589 }\r
590 }\r
591 \r
1f569620 592 //\r
593 // Get physical address bits supported.\r
594 //\r
c56b6566
JY
595 Hob = GetFirstHob (EFI_HOB_TYPE_CPU);\r
596 if (Hob != NULL) {\r
597 PhysicalAddressBits = ((EFI_HOB_CPU *) Hob)->SizeOfMemorySpace;\r
1f569620 598 } else {\r
c56b6566
JY
599 AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);\r
600 if (RegEax >= 0x80000008) {\r
601 AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);\r
602 PhysicalAddressBits = (UINT8) RegEax;\r
603 } else {\r
604 PhysicalAddressBits = 36;\r
605 }\r
1f569620 606 }\r
607 \r
c56b6566
JY
608 //\r
609 // IA-32e paging translates 48-bit linear addresses to 52-bit physical addresses.\r
610 //\r
611 ASSERT (PhysicalAddressBits <= 52);\r
612 if (PhysicalAddressBits > 48) {\r
613 PhysicalAddressBits = 48;\r
614 }\r
615\r
d0bf5623
JY
616 //\r
617 // NOTE: In order to save time to create full page table, we just create 4G page table by default.\r
618 // And let PF handler in BootScript driver to create more on request.\r
619 //\r
620 if (Build4GPageTableOnly) {\r
621 PhysicalAddressBits = 32;\r
622 ZeroMem (PageMap, EFI_PAGES_TO_SIZE(2));\r
623 }\r
1f569620 624 //\r
625 // Calculate the table entries needed.\r
626 //\r
627 if (PhysicalAddressBits <= 39) {\r
628 NumberOfPml4EntriesNeeded = 1;\r
c56b6566 629 NumberOfPdpEntriesNeeded = (UINT32)LShiftU64 (1, (PhysicalAddressBits - 30));\r
1f569620 630 } else {\r
c56b6566 631 NumberOfPml4EntriesNeeded = (UINT32)LShiftU64 (1, (PhysicalAddressBits - 39));\r
1f569620 632 NumberOfPdpEntriesNeeded = 512;\r
633 }\r
634 \r
635 PageMapLevel4Entry = PageMap;\r
636 PageAddress = 0;\r
637 for (IndexOfPml4Entries = 0; IndexOfPml4Entries < NumberOfPml4EntriesNeeded; IndexOfPml4Entries++, PageMapLevel4Entry++) {\r
638 //\r
639 // Each PML4 entry points to a page of Page Directory Pointer entires.\r
640 // So lets allocate space for them and fill them in in the IndexOfPdpEntries loop.\r
641 //\r
642 PageDirectoryPointerEntry = (PAGE_MAP_AND_DIRECTORY_POINTER *)S3NvsPageTableAddress;\r
643 S3NvsPageTableAddress += SIZE_4KB;\r
644 \r
645 //\r
646 // Make a PML4 Entry\r
647 //\r
648 PageMapLevel4Entry->Uint64 = (UINT64)(UINTN)PageDirectoryPointerEntry;\r
649 PageMapLevel4Entry->Bits.ReadWrite = 1;\r
650 PageMapLevel4Entry->Bits.Present = 1;\r
c56b6566
JY
651\r
652 if (Page1GSupport) {\r
54d3b84e 653 PageDirectory1GEntry = (VOID *) PageDirectoryPointerEntry;\r
1f569620 654 \r
c56b6566 655 for (IndexOfPageDirectoryEntries = 0; IndexOfPageDirectoryEntries < 512; IndexOfPageDirectoryEntries++, PageDirectory1GEntry++, PageAddress += SIZE_1GB) {\r
1f569620 656 //\r
657 // Fill in the Page Directory entries\r
658 //\r
c56b6566
JY
659 PageDirectory1GEntry->Uint64 = (UINT64)PageAddress;\r
660 PageDirectory1GEntry->Bits.ReadWrite = 1;\r
661 PageDirectory1GEntry->Bits.Present = 1;\r
662 PageDirectory1GEntry->Bits.MustBe1 = 1;\r
663 }\r
664 } else {\r
665 for (IndexOfPdpEntries = 0; IndexOfPdpEntries < NumberOfPdpEntriesNeeded; IndexOfPdpEntries++, PageDirectoryPointerEntry++) {\r
666 //\r
667 // Each Directory Pointer entries points to a page of Page Directory entires.\r
668 // So allocate space for them and fill them in in the IndexOfPageDirectoryEntries loop.\r
669 // \r
670 PageDirectoryEntry = (PAGE_TABLE_ENTRY *)S3NvsPageTableAddress;\r
671 S3NvsPageTableAddress += SIZE_4KB;\r
672 \r
673 //\r
674 // Fill in a Page Directory Pointer Entries\r
675 //\r
676 PageDirectoryPointerEntry->Uint64 = (UINT64)(UINTN)PageDirectoryEntry;\r
677 PageDirectoryPointerEntry->Bits.ReadWrite = 1;\r
678 PageDirectoryPointerEntry->Bits.Present = 1;\r
679 \r
680 for (IndexOfPageDirectoryEntries = 0; IndexOfPageDirectoryEntries < 512; IndexOfPageDirectoryEntries++, PageDirectoryEntry++, PageAddress += SIZE_2MB) {\r
681 //\r
682 // Fill in the Page Directory entries\r
683 //\r
684 PageDirectoryEntry->Uint64 = (UINT64)PageAddress;\r
685 PageDirectoryEntry->Bits.ReadWrite = 1;\r
686 PageDirectoryEntry->Bits.Present = 1;\r
687 PageDirectoryEntry->Bits.MustBe1 = 1;\r
688 }\r
1f569620 689 }\r
690 }\r
691 }\r
692 return ;\r
693 } else {\r
694 //\r
695 // If DXE is running 32-bit mode, no need to establish page table.\r
696 //\r
697 return ;\r
698 }\r
699}\r
700\r
701/**\r
702 Jump to boot script executor driver.\r
703\r
704 The function will close and lock SMRAM and then jump to boot script execute driver to executing S3 boot script table.\r
705\r
706 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT\r
707 @param EfiBootScriptExecutorVariable The function entry to executing S3 boot Script table. This function is build in\r
708 boot script execute driver\r
709**/\r
710VOID\r
711EFIAPI\r
712S3ResumeExecuteBootScript (\r
713 IN ACPI_S3_CONTEXT *AcpiS3Context,\r
714 IN BOOT_SCRIPT_EXECUTOR_VARIABLE *EfiBootScriptExecutorVariable\r
715 )\r
716{\r
717 EFI_STATUS Status;\r
718 PEI_SMM_ACCESS_PPI *SmmAccess;\r
719 UINTN Index;\r
720 VOID *GuidHob;\r
721 IA32_DESCRIPTOR *IdtDescriptor;\r
722 VOID *IdtBuffer;\r
723 PEI_S3_RESUME_STATE *PeiS3ResumeState;\r
abef469f 724 BOOLEAN InterruptStatus;\r
1f569620 725\r
726 DEBUG ((EFI_D_ERROR, "S3ResumeExecuteBootScript()\n"));\r
727\r
728 //\r
729 // Attempt to use content from SMRAM first\r
730 //\r
731 GuidHob = GetFirstGuidHob (&gEfiAcpiVariableGuid);\r
732 if (GuidHob != NULL) {\r
733 //\r
734 // Last step for SMM - send SMI for initialization\r
735 //\r
736\r
737 //\r
738 // Send SMI to APs\r
739 // \r
740 SendSmiIpiAllExcludingSelf ();\r
741 //\r
742 // Send SMI to BSP\r
743 //\r
744 SendSmiIpi (GetApicId ());\r
745\r
746 Status = PeiServicesLocatePpi (\r
747 &gPeiSmmAccessPpiGuid,\r
748 0,\r
749 NULL,\r
750 (VOID **) &SmmAccess\r
751 );\r
40ef06fc
SZ
752 if (!EFI_ERROR (Status)) {\r
753 DEBUG ((EFI_D_ERROR, "Close all SMRAM regions before executing boot script\n"));\r
754 \r
755 for (Index = 0, Status = EFI_SUCCESS; !EFI_ERROR (Status); Index++) {\r
756 Status = SmmAccess->Close ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);\r
757 }\r
1f569620 758\r
40ef06fc
SZ
759 DEBUG ((EFI_D_ERROR, "Lock all SMRAM regions before executing boot script\n"));\r
760 \r
761 for (Index = 0, Status = EFI_SUCCESS; !EFI_ERROR (Status); Index++) {\r
762 Status = SmmAccess->Lock ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);\r
763 }\r
1f569620 764 }\r
765 }\r
766\r
767 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
1f569620 768 AsmWriteCr3 ((UINTN)AcpiS3Context->S3NvsPageTableAddress);\r
769 }\r
770\r
771 if (FeaturePcdGet (PcdFrameworkCompatibilitySupport)) {\r
772 //\r
773 // On some platform, such as ECP, a dispatch node in boot script table may execute a 32-bit PEIM which may need PeiServices\r
774 // pointer. So PeiServices need preserve in (IDTBase- sizeof (UINTN)). \r
775 //\r
776 IdtDescriptor = (IA32_DESCRIPTOR *) (UINTN) (AcpiS3Context->IdtrProfile);\r
777 //\r
778 // Make sure the newly allcated IDT align with 16-bytes\r
779 // \r
780 IdtBuffer = AllocatePages (EFI_SIZE_TO_PAGES((IdtDescriptor->Limit + 1) + 16));\r
781 ASSERT (IdtBuffer != NULL);\r
e47459e6 782 //\r
783 // Additional 16 bytes allocated to save IA32 IDT descriptor and Pei Service Table Pointer\r
784 // IA32 IDT descriptor will be used to setup IA32 IDT table for 32-bit Framework Boot Script code\r
785 // \r
786 ZeroMem (IdtBuffer, 16);\r
787 AsmReadIdtr ((IA32_DESCRIPTOR *)IdtBuffer);\r
1f569620 788 CopyMem ((VOID*)((UINT8*)IdtBuffer + 16),(VOID*)(IdtDescriptor->Base), (IdtDescriptor->Limit + 1));\r
789 IdtDescriptor->Base = (UINTN)((UINT8*)IdtBuffer + 16);\r
790 *(UINTN*)(IdtDescriptor->Base - sizeof(UINTN)) = (UINTN)GetPeiServicesTablePointer ();\r
791 }\r
792\r
abef469f 793 InterruptStatus = SaveAndDisableInterrupts ();\r
1f569620 794 //\r
795 // Need to make sure the GDT is loaded with values that support long mode and real mode.\r
796 //\r
797 AsmWriteGdtr (&mGdt);\r
abef469f 798 //\r
799 // update segment selectors per the new GDT.\r
800 //\r
801 AsmSetDataSelectors (DATA_SEGEMENT_SELECTOR);\r
802 //\r
803 // Restore interrupt state.\r
804 //\r
805 SetInterruptState (InterruptStatus);\r
1f569620 806\r
807 //\r
808 // Prepare data for return back\r
809 //\r
810 PeiS3ResumeState = AllocatePool (sizeof(*PeiS3ResumeState));\r
811 ASSERT (PeiS3ResumeState != NULL);\r
812 DEBUG (( EFI_D_ERROR, "PeiS3ResumeState - %x\r\n", PeiS3ResumeState));\r
813 PeiS3ResumeState->ReturnCs = 0x10;\r
814 PeiS3ResumeState->ReturnEntryPoint = (EFI_PHYSICAL_ADDRESS)(UINTN)S3ResumeBootOs;\r
815 PeiS3ResumeState->ReturnStackPointer = (EFI_PHYSICAL_ADDRESS)(UINTN)&Status;\r
816 //\r
817 // Save IDT\r
818 //\r
819 AsmReadIdtr (&PeiS3ResumeState->Idtr);\r
820\r
5c0687cc
SZ
821 PERF_START (NULL, "ScriptExec", NULL, 0);\r
822\r
1f569620 823 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
824 //\r
825 // X64 S3 Resume\r
826 //\r
827 DEBUG (( EFI_D_ERROR, "Enable X64 and transfer control to Standalone Boot Script Executor\r\n"));\r
828\r
829 //\r
830 // Switch to long mode to complete resume.\r
831 //\r
832 AsmEnablePaging64 (\r
833 0x38,\r
834 EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint,\r
835 (UINT64)(UINTN)AcpiS3Context,\r
836 (UINT64)(UINTN)PeiS3ResumeState,\r
837 (UINT64)(UINTN)(AcpiS3Context->BootScriptStackBase + AcpiS3Context->BootScriptStackSize)\r
838 );\r
839 } else {\r
840 //\r
841 // IA32 S3 Resume\r
842 //\r
843 DEBUG (( EFI_D_ERROR, "transfer control to Standalone Boot Script Executor\r\n"));\r
844 SwitchStack (\r
845 (SWITCH_STACK_ENTRY_POINT) (UINTN) EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint,\r
846 (VOID *)AcpiS3Context,\r
847 (VOID *)PeiS3ResumeState,\r
848 (VOID *)(UINTN)(AcpiS3Context->BootScriptStackBase + AcpiS3Context->BootScriptStackSize)\r
849 );\r
850 }\r
851\r
852 //\r
853 // Never run to here\r
854 //\r
855 CpuDeadLoop();\r
856}\r
857/**\r
858 Restores the platform to its preboot configuration for an S3 resume and\r
859 jumps to the OS waking vector.\r
860\r
861 This function will restore the platform to its pre-boot configuration that was\r
862 pre-stored in the boot script table and transfer control to OS waking vector.\r
863 Upon invocation, this function is responsible for locating the following\r
864 information before jumping to OS waking vector:\r
865 - ACPI tables\r
866 - boot script table\r
867 - any other information that it needs\r
868\r
869 The S3RestoreConfig() function then executes the pre-stored boot script table\r
870 and transitions the platform to the pre-boot state. The boot script is recorded\r
871 during regular boot using the EFI_S3_SAVE_STATE_PROTOCOL.Write() and\r
872 EFI_S3_SMM_SAVE_STATE_PROTOCOL.Write() functions. Finally, this function\r
873 transfers control to the OS waking vector. If the OS supports only a real-mode\r
874 waking vector, this function will switch from flat mode to real mode before\r
875 jumping to the waking vector. If all platform pre-boot configurations are\r
876 successfully restored and all other necessary information is ready, this\r
877 function will never return and instead will directly jump to the OS waking\r
878 vector. If this function returns, it indicates that the attempt to resume\r
879 from the ACPI S3 sleep state failed.\r
880\r
881 @param[in] This Pointer to this instance of the PEI_S3_RESUME_PPI\r
882\r
883 @retval EFI_ABORTED Execution of the S3 resume boot script table failed.\r
884 @retval EFI_NOT_FOUND Some necessary information that is used for the S3\r
885 resume boot path could not be located.\r
886\r
887**/\r
888EFI_STATUS\r
889EFIAPI\r
890S3RestoreConfig2 (\r
891 IN EFI_PEI_S3_RESUME2_PPI *This\r
892 )\r
893{\r
894 EFI_STATUS Status;\r
895 PEI_SMM_ACCESS_PPI *SmmAccess;\r
896 UINTN Index;\r
897 ACPI_S3_CONTEXT *AcpiS3Context;\r
1f569620 898 EFI_PHYSICAL_ADDRESS TempEfiBootScriptExecutorVariable;\r
899 EFI_PHYSICAL_ADDRESS TempAcpiS3Context;\r
900 BOOT_SCRIPT_EXECUTOR_VARIABLE *EfiBootScriptExecutorVariable;\r
901 UINTN VarSize;\r
902 EFI_SMRAM_DESCRIPTOR *SmramDescriptor;\r
903 SMM_S3_RESUME_STATE *SmmS3ResumeState;\r
904 VOID *GuidHob;\r
d0bf5623 905 BOOLEAN Build4GPageTableOnly;\r
abef469f 906 BOOLEAN InterruptStatus;\r
1f569620 907\r
48ee8e3e
SZ
908 TempAcpiS3Context = 0;\r
909 TempEfiBootScriptExecutorVariable = 0;\r
910\r
1f569620 911 DEBUG ((EFI_D_ERROR, "Enter S3 PEIM\r\n"));\r
912\r
1f569620 913 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);\r
914 Status = RestoreLockBox (\r
915 &gEfiAcpiVariableGuid,\r
916 &TempAcpiS3Context,\r
917 &VarSize\r
918 );\r
919 ASSERT_EFI_ERROR (Status);\r
920\r
1f569620 921 Status = RestoreLockBox (\r
922 &gEfiAcpiS3ContextGuid,\r
923 NULL,\r
924 NULL\r
925 );\r
926 ASSERT_EFI_ERROR (Status);\r
927\r
48ee8e3e
SZ
928 AcpiS3Context = (ACPI_S3_CONTEXT *)(UINTN)TempAcpiS3Context;\r
929 ASSERT (AcpiS3Context != NULL);\r
930\r
931 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);\r
1f569620 932 Status = RestoreLockBox (\r
933 &gEfiBootScriptExecutorVariableGuid,\r
934 &TempEfiBootScriptExecutorVariable,\r
935 &VarSize\r
936 );\r
937 ASSERT_EFI_ERROR (Status);\r
938\r
939 Status = RestoreLockBox (\r
940 &gEfiBootScriptExecutorContextGuid,\r
941 NULL,\r
942 NULL\r
943 );\r
944 ASSERT_EFI_ERROR (Status);\r
945\r
946 EfiBootScriptExecutorVariable = (BOOT_SCRIPT_EXECUTOR_VARIABLE *) (UINTN) TempEfiBootScriptExecutorVariable;\r
48ee8e3e 947 ASSERT (EfiBootScriptExecutorVariable != NULL);\r
1f569620 948\r
949 DEBUG (( EFI_D_ERROR, "AcpiS3Context = %x\n", AcpiS3Context));\r
950 DEBUG (( EFI_D_ERROR, "Waking Vector = %x\n", ((EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable)))->FirmwareWakingVector));\r
951 DEBUG (( EFI_D_ERROR, "AcpiS3Context->AcpiFacsTable = %x\n", AcpiS3Context->AcpiFacsTable));\r
952 DEBUG (( EFI_D_ERROR, "AcpiS3Context->S3NvsPageTableAddress = %x\n", AcpiS3Context->S3NvsPageTableAddress));\r
953 DEBUG (( EFI_D_ERROR, "AcpiS3Context->S3DebugBufferAddress = %x\n", AcpiS3Context->S3DebugBufferAddress));\r
954 DEBUG (( EFI_D_ERROR, "EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint = %x\n", EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint));\r
955\r
956 //\r
957 // Additional step for BootScript integrity - we only handle BootScript and BootScriptExecutor.\r
958 // Script dispatch image and context (parameter) are handled by platform.\r
959 // We just use restore all lock box in place, no need restore one by one.\r
960 //\r
961 Status = RestoreAllLockBoxInPlace ();\r
962 ASSERT_EFI_ERROR (Status);\r
963 if (EFI_ERROR (Status)) {\r
964 // Something wrong\r
965 CpuDeadLoop ();\r
966 }\r
967\r
3a69f7cb 968 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {\r
969 //\r
970 // Need reconstruct page table here, since we do not trust ACPINvs.\r
971 //\r
d0bf5623
JY
972 if (IsLongModeWakingVector (AcpiS3Context)) {\r
973 Build4GPageTableOnly = FALSE;\r
974 } else {\r
975 Build4GPageTableOnly = TRUE;\r
976 }\r
977 RestoreS3PageTables ((UINTN)AcpiS3Context->S3NvsPageTableAddress, Build4GPageTableOnly);\r
3a69f7cb 978 }\r
979\r
1f569620 980 //\r
981 // Attempt to use content from SMRAM first\r
982 //\r
983 GuidHob = GetFirstGuidHob (&gEfiAcpiVariableGuid);\r
984 if (GuidHob != NULL) {\r
40ef06fc
SZ
985 Status = PeiServicesLocatePpi (\r
986 &gPeiSmmAccessPpiGuid,\r
987 0,\r
988 NULL,\r
989 (VOID **) &SmmAccess\r
990 );\r
991 for (Index = 0; !EFI_ERROR (Status); Index++) {\r
992 Status = SmmAccess->Open ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);\r
993 }\r
994\r
1f569620 995 SmramDescriptor = (EFI_SMRAM_DESCRIPTOR *) GET_GUID_HOB_DATA (GuidHob);\r
996 SmmS3ResumeState = (SMM_S3_RESUME_STATE *)(UINTN)SmramDescriptor->CpuStart;\r
997\r
998 SmmS3ResumeState->ReturnCs = AsmReadCs ();\r
999 SmmS3ResumeState->ReturnEntryPoint = (EFI_PHYSICAL_ADDRESS)(UINTN)S3ResumeExecuteBootScript;\r
1000 SmmS3ResumeState->ReturnContext1 = (EFI_PHYSICAL_ADDRESS)(UINTN)AcpiS3Context;\r
1001 SmmS3ResumeState->ReturnContext2 = (EFI_PHYSICAL_ADDRESS)(UINTN)EfiBootScriptExecutorVariable;\r
1002 SmmS3ResumeState->ReturnStackPointer = (EFI_PHYSICAL_ADDRESS)(UINTN)&Status;\r
1003\r
1004 DEBUG (( EFI_D_ERROR, "SMM S3 Signature = %x\n", SmmS3ResumeState->Signature));\r
1005 DEBUG (( EFI_D_ERROR, "SMM S3 Stack Base = %x\n", SmmS3ResumeState->SmmS3StackBase));\r
1006 DEBUG (( EFI_D_ERROR, "SMM S3 Stack Size = %x\n", SmmS3ResumeState->SmmS3StackSize));\r
1007 DEBUG (( EFI_D_ERROR, "SMM S3 Resume Entry Point = %x\n", SmmS3ResumeState->SmmS3ResumeEntryPoint));\r
1008 DEBUG (( EFI_D_ERROR, "SMM S3 CR0 = %x\n", SmmS3ResumeState->SmmS3Cr0));\r
1009 DEBUG (( EFI_D_ERROR, "SMM S3 CR3 = %x\n", SmmS3ResumeState->SmmS3Cr3));\r
1010 DEBUG (( EFI_D_ERROR, "SMM S3 CR4 = %x\n", SmmS3ResumeState->SmmS3Cr4));\r
1011 DEBUG (( EFI_D_ERROR, "SMM S3 Return CS = %x\n", SmmS3ResumeState->ReturnCs));\r
1012 DEBUG (( EFI_D_ERROR, "SMM S3 Return Entry Point = %x\n", SmmS3ResumeState->ReturnEntryPoint));\r
1013 DEBUG (( EFI_D_ERROR, "SMM S3 Return Context1 = %x\n", SmmS3ResumeState->ReturnContext1));\r
1014 DEBUG (( EFI_D_ERROR, "SMM S3 Return Context2 = %x\n", SmmS3ResumeState->ReturnContext2));\r
1015 DEBUG (( EFI_D_ERROR, "SMM S3 Return Stack Pointer = %x\n", SmmS3ResumeState->ReturnStackPointer));\r
1016 DEBUG (( EFI_D_ERROR, "SMM S3 Smst = %x\n", SmmS3ResumeState->Smst));\r
1017\r
1f569620 1018 if (SmmS3ResumeState->Signature == SMM_S3_RESUME_SMM_32) {\r
1019 SwitchStack (\r
1020 (SWITCH_STACK_ENTRY_POINT)(UINTN)SmmS3ResumeState->SmmS3ResumeEntryPoint,\r
1021 (VOID *)AcpiS3Context,\r
1022 0,\r
1023 (VOID *)(UINTN)(SmmS3ResumeState->SmmS3StackBase + SmmS3ResumeState->SmmS3StackSize)\r
1024 );\r
1025 }\r
1026 if (SmmS3ResumeState->Signature == SMM_S3_RESUME_SMM_64) {\r
1027 //\r
1028 // Switch to long mode to complete resume.\r
1029 //\r
1030\r
abef469f 1031 InterruptStatus = SaveAndDisableInterrupts ();\r
1f569620 1032 //\r
1033 // Need to make sure the GDT is loaded with values that support long mode and real mode.\r
1034 //\r
1035 AsmWriteGdtr (&mGdt);\r
abef469f 1036 //\r
1037 // update segment selectors per the new GDT.\r
1038 // \r
1039 AsmSetDataSelectors (DATA_SEGEMENT_SELECTOR);\r
1040 //\r
1041 // Restore interrupt state.\r
1042 //\r
1043 SetInterruptState (InterruptStatus);\r
1044\r
1f569620 1045 AsmWriteCr3 ((UINTN)SmmS3ResumeState->SmmS3Cr3);\r
f5c941b1 1046\r
1047 //\r
1048 // Disable interrupt of Debug timer, since IDT table cannot work in long mode.\r
1049 // NOTE: On x64 platforms, because DisablePaging64() will disable interrupts,\r
1050 // the code in S3ResumeExecuteBootScript() cannot be halted by soft debugger.\r
1051 //\r
1052 SaveAndSetDebugTimerInterrupt (FALSE);\r
1053\r
1f569620 1054 AsmEnablePaging64 (\r
1055 0x38,\r
1056 SmmS3ResumeState->SmmS3ResumeEntryPoint,\r
1057 (UINT64)(UINTN)AcpiS3Context,\r
1058 0,\r
1059 SmmS3ResumeState->SmmS3StackBase + SmmS3ResumeState->SmmS3StackSize\r
1060 );\r
1061 }\r
1062\r
1063 }\r
1064\r
1065 S3ResumeExecuteBootScript (AcpiS3Context, EfiBootScriptExecutorVariable );\r
1066 return EFI_SUCCESS;\r
1067}\r
1068/**\r
1069 Main entry for S3 Resume PEIM.\r
1070\r
1071 This routine is to install EFI_PEI_S3_RESUME2_PPI.\r
1072 \r
1073 @param FileHandle Handle of the file being invoked.\r
1074 @param PeiServices Pointer to PEI Services table.\r
1075\r
1076 @retval EFI_SUCCESS S3Resume Ppi is installed successfully.\r
1077\r
1078**/\r
1079EFI_STATUS\r
1080EFIAPI\r
1081PeimS3ResumeEntryPoint (\r
1082 IN EFI_PEI_FILE_HANDLE FileHandle,\r
1083 IN CONST EFI_PEI_SERVICES **PeiServices\r
1084 )\r
1085{\r
1086 EFI_STATUS Status;\r
1087\r
1088 //\r
1089 // Install S3 Resume Ppi\r
1090 //\r
1091 Status = (**PeiServices).InstallPpi (PeiServices, &mPpiList);\r
1092 ASSERT_EFI_ERROR (Status);\r
1093\r
1094 return EFI_SUCCESS;\r
1095}\r
1096\r