]> git.proxmox.com Git - mirror_edk2.git/blame - Vlv2DeviceRefCodePkg/AcpiTablesPCAT/IoTVirtualDevice.asl
BaseTools/BinToPcd: Fix Python 2.7.x compatibility issue
[mirror_edk2.git] / Vlv2DeviceRefCodePkg / AcpiTablesPCAT / IoTVirtualDevice.asl
CommitLineData
3cbfba02
DW
1/** @file\r
2Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
3This program and the accompanying materials\r
4are licensed and made available under the terms and conditions of the BSD License\r
5which accompanies this distribution. The full text of the license may be found at\r
6http://opensource.org/licenses/bsd-license.php\r
7\r
8THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
9WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
10\r
11**/\r
12\r
13Device(IOTD) { \r
14 Name(_HID, "MSFT8000")\r
15 Name(_CID, "MSFT8000")\r
16 \r
17 Name(_CRS, ResourceTemplate() { \r
18 // Index 0 \r
19 SPISerialBus( // Pin 5, 7, 9 , 11 of JP1 for SIO_SPI\r
20 1, // Device selection\r
21 PolarityLow, // Device selection polarity\r
22 FourWireMode, // wiremode\r
23 8, // databit len\r
24 ControllerInitiated, // slave mode\r
25 8000000, // Connection speed\r
26 ClockPolarityLow, // Clock polarity\r
27 ClockPhaseSecond, // clock phase\r
28 "\\_SB.SPI1", // ResourceSource: SPI bus controller name\r
29 0, // ResourceSourceIndex\r
30 ResourceConsumer, // Resource usage\r
31 JSPI, // DescriptorName: creates name for offset of resource descriptor\r
32 ) // Vendor Data \r
33 \r
34 // Index 1 \r
35 I2CSerialBus( // Pin 13, 15 of JP1, for SIO_I2C5 (signal)\r
36 0x00, // SlaveAddress: bus address (TBD)\r
37 , // SlaveMode: default to ControllerInitiated\r
38 400000, // ConnectionSpeed: in Hz\r
39 , // Addressing Mode: default to 7 bit\r
40 "\\_SB.I2C6", // ResourceSource: I2C bus controller name (For MinnowBoard Max, hardware I2C5(0-based) is reported as ACPI I2C6(1-based))\r
41 ,\r
42 ,\r
43 JI2C, // Descriptor Name: creates name for offset of resource descriptor\r
44 ) // VendorData\r
45 \r
46 // Index 2\r
47 UARTSerialBus( // Pin 17, 19 of JP1, for SIO_UART2\r
48 115200, // InitialBaudRate: in bits ber second\r
49 , // BitsPerByte: default to 8 bits\r
50 , // StopBits: Defaults to one bit\r
51 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
52 , // IsBigEndian: default to LittleEndian\r
53 , // Parity: Defaults to no parity\r
54 , // FlowControl: Defaults to no flow control\r
55 32, // ReceiveBufferSize\r
56 32, // TransmitBufferSize\r
57 "\\_SB.URT2", // ResourceSource: UART bus controller name\r
58 ,\r
59 ,\r
60 UAR2, // DescriptorName: creates name for offset of resource descriptor\r
61 ) \r
62 \r
63 // Index 3\r
64 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {0} // Pin 21 of JP1 (GPIO_S5[00])\r
65 // Index 4\r
66 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {0} \r
67 \r
68 // Index 5\r
69 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {1} // Pin 23 of JP1 (GPIO_S5[01])\r
70 // Index 6\r
71 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {1}\r
72 \r
73 // Index 7\r
74 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {2} // Pin 25 of JP1 (GPIO_S5[02])\r
75 // Index 8\r
76 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {2} \r
77 \r
78 // Index 9\r
79 UARTSerialBus( // Pin 6, 8, 10, 12 of JP1, for SIO_UART1\r
80 115200, // InitialBaudRate: in bits ber second\r
81 , // BitsPerByte: default to 8 bits\r
82 , // StopBits: Defaults to one bit\r
83 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
84 , // IsBigEndian: default to LittleEndian\r
85 , // Parity: Defaults to no parity\r
86 FlowControlHardware, // FlowControl: Defaults to no flow control\r
87 32, // ReceiveBufferSize\r
88 32, // TransmitBufferSize\r
89 "\\_SB.URT1", // ResourceSource: UART bus controller name\r
90 ,\r
91 ,\r
92 UAR1, // DescriptorName: creates name for offset of resource descriptor\r
93 ) \r
94 \r
95 // Index 10\r
96 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {62} // Pin 14 of JP1 (GPIO_SC[62])\r
97 // Index 11\r
98 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {62} \r
99 \r
100 // Index 12\r
101 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {63} // Pin 16 of JP1 (GPIO_SC[63])\r
102 // Index 13\r
103 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {63} \r
104 \r
105 // Index 14\r
106 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {65} // Pin 18 of JP1 (GPIO_SC[65])\r
107 // Index 15\r
108 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {65} \r
109 \r
110 // Index 16\r
111 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {64} // Pin 20 of JP1 (GPIO_SC[64])\r
112 // Index 17\r
113 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {64} \r
114 \r
115 // Index 18\r
116 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {94} // Pin 22 of JP1 (GPIO_SC[94])\r
117 // Index 19\r
118 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {94} \r
119 \r
120 // Index 20\r
121 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {95} // Pin 24 of JP1 (GPIO_SC[95])\r
122 // Index 21\r
123 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {95} \r
124 \r
125 // Index 22\r
126 GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {54} // Pin 26 of JP1 (GPIO_SC[54])\r
127 // Index 23\r
128 GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {54}\r
129 })\r
130\r
131 Name(_DSD, Package() {\r
132 ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),\r
133 Package(1) { // Just one Property for IOT (at this time) \r
134