projects / mirror_edk2.git / blame
| Commit | Line | Data |
|---|---|---|
| 3cbfba02 DW |
1 | /**************************************************************************;\r |
| 2 | ;* *;\r | |
| 3 | ;* *;\r | |
| 4 | ;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r | |
| 5 | ;* Family of Customer Reference Boards. *;\r | |
| 6 | ;* *;\r | |
| 7 | ;* *;\r | |
| 8 | ;* Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved *;\r | |
| 9 | ;\r | |
| 10 | ; This program and the accompanying materials are licensed and made available under\r | |
| 11 | ; the terms and conditions of the BSD License that accompanies this distribution.\r | |
| 12 | ; The full text of the license may be found at\r | |
| 13 | ; http://opensource.org/licenses/bsd-license.php.\r | |
| 14 | ;\r | |
| 15 | ; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
| 16 | ; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
| 17 | ;\r | |
| 18 | ;* *;\r | |
| 19 | ;* *;\r | |
| 20 | ;**************************************************************************/\r | |
| 21 | \r | |
| 22 | \r | |
| 23 | OperationRegion(PXCS,PCI_Config,0x40,0xC0)\r | |
| 24 | Field(PXCS,AnyAcc, NoLock, Preserve)\r | |
| 25 | {\r | |
| 26 | Offset(0x10), // LCTL - Link Control Register\r | |
| 27 | L0SE, 1, // 0, L0s Entry Enabled\r | |
| 28 | , 7,\r | |
| 29 | Offset(0x12), // LSTS - Link Status Register\r | |
| 30 | , 13,\r | |
| 31 | LASX, 1, // 0, Link Active Status\r | |
| 32 | Offset(0x1A), // SLSTS[7:0] - Slot Status Register\r | |
| 33 | ABPX, 1, // 0, Attention Button Pressed\r | |
| 34 | , 2,\r | |
| 35 | PDCX, 1, // 3, Presence Detect Changed\r | |
| 36 | , 2,\r | |
| 37 | PDSX, 1, // 6, Presence Detect State\r | |
| 38 | , 1,\r | |
| 39 | Offset(0x20), // RSTS - Root Status Register\r | |
| 40 | , 16,\r | |
| 41 | PSPX, 1, // 16, PME Status\r | |
| 42 | }\r | |
| 43 | \r | |
| 44 | \r | |
| 45 | Device(PXSX)\r | |
| 46 | {\r | |
| 47 | Name(_ADR, 0x00000000)\r | |
| 48 | \r | |
| 49 | // NOTE: Any PCIE Hot-Plug dependency for this port is\r | |
| 50 | // specific to the CRB. Please modify the code based on\r | |
| 51 | // your platform requirements.\r | |
| 52 | \r | |
| 53 | Name(_PRW, Package() {9,4})\r | |
| 54 | }\r | |
| 55 | \r | |
| 56 | \r |