]>
Commit | Line | Data |
---|---|---|
3cbfba02 DW |
1 | /**\r |
2 | **/\r | |
3 | /**\r | |
4 | \r | |
5 | Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r | |
6 | \r | |
7ede8060 | 7 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
3cbfba02 DW |
8 | \r |
9 | \r | |
10 | \r | |
11 | @file\r | |
12 | PchUsbPolicy.h\r | |
13 | \r | |
14 | @brief\r | |
15 | PCH Usb policy PPI produced by a platform driver specifying\r | |
16 | various expected PCH Usb settings. This PPI is consumed by the\r | |
17 | PCH PEI drivers.\r | |
18 | \r | |
19 | **/\r | |
20 | #ifndef _PCH_USB_POLICY_H_\r | |
21 | #define _PCH_USB_POLICY_H_\r | |
22 | \r | |
23 | //\r | |
24 | // PCH Usb policy provided by platform for PEI phase\r | |
25 | //\r | |
26 | \r | |
27 | #ifndef ECP_FLAG\r | |
28 | #include <PiPei.h>\r | |
29 | #endif\r | |
30 | \r | |
31 | #include "PchRegs.h"\r | |
32 | #include <Protocol/PchPlatformPolicy.h>\r | |
33 | \r | |
34 | #define PCH_USB_POLICY_PPI_GUID \\r | |
35 | { \\r | |
36 | 0xc02b0573, 0x2b4e, 0x4a31, 0xa3, 0x1a, 0x94, 0x56, 0x7b, 0x50, 0x44, 0x2c \\r | |
37 | }\r | |
38 | \r | |
39 | extern EFI_GUID gPchUsbPolicyPpiGuid;\r | |
40 | \r | |
41 | typedef struct _PCH_USB_POLICY_PPI PCH_USB_POLICY_PPI;\r | |
42 | \r | |
43 | ///\r | |
44 | /// PPI revision number\r | |
45 | /// Any backwards compatible changes to this PPI will result in an update in the revision number\r | |
46 | /// Major changes will require publication of a new PPI\r | |
47 | ///\r | |
48 | /// Revision 1: Original version\r | |
49 | ///\r | |
50 | #define PCH_USB_POLICY_PPI_REVISION_1 1\r | |
51 | \r | |
52 | ///\r | |
53 | /// Generic definitions for device enabling/disabling used by PCH code.\r | |
54 | ///\r | |
55 | #define PCH_DEVICE_ENABLE 1\r | |
56 | #define PCH_DEVICE_DISABLE 0\r | |
57 | \r | |
58 | #define EHCI_MODE 1\r | |
59 | \r | |
60 | struct _PCH_USB_POLICY_PPI {\r | |
61 | UINT8 Revision;\r | |
62 | PCH_USB_CONFIG *UsbConfig;\r | |
63 | UINT8 Mode;\r | |
64 | UINTN EhciMemBaseAddr;\r | |
65 | UINT32 EhciMemLength;\r | |
66 | UINTN XhciMemBaseAddr;\r | |
67 | };\r | |
68 | \r | |
69 | #endif\r |