]> git.proxmox.com Git - mirror_edk2.git/blame - Vlv2TbltDevicePkg/PlatformPkgGcc.fdf
ArmPkg/ArmLib: mark all cached mappings as (inner) shareable
[mirror_edk2.git] / Vlv2TbltDevicePkg / PlatformPkgGcc.fdf
CommitLineData
3cbfba02
DW
1#/** @file
2# FDF file of Platform.
3#
f4e7aa05 4# Copyright (c) 2008 - 2015, Intel Corporation. All rights reserved.<BR>
3cbfba02
DW
5#
6# This program and the accompanying materials are licensed and made available under
7# the terms and conditions of the BSD License that accompanies this distribution.
8# The full text of the license may be found at
9# http://opensource.org/licenses/bsd-license.php.
10#
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
13#
14#
15#**/
16
17[Defines]
18DEFINE FLASH_BASE = 0xFFD00000 #The base address of the 3Mb FLASH Device.
19DEFINE FLASH_SIZE = 0x00300000 #The flash size in bytes of the 3Mb FLASH Device.
20DEFINE FLASH_BLOCK_SIZE = 0x1000 #The block size in bytes of the 3Mb FLASH Device.
21DEFINE FLASH_NUM_BLOCKS = 0x300 #The number of blocks in 3Mb FLASH Device.
22DEFINE FLASH_AREA_BASE_ADDRESS = 0xFF800000
23DEFINE FLASH_AREA_SIZE = 0x00800000
24
b9459211
MG
25DEFINE FLASH_REGION_VLVMICROCODE_OFFSET = 0x00000000
26DEFINE FLASH_REGION_VLVMICROCODE_SIZE = 0x00030000
27DEFINE FLASH_REGION_VLVMICROCODE_BASE = 0xFFD00000
3cbfba02 28
b9459211 29DEFINE FLASH_REGION_VPD_OFFSET = 0x00030000
3cbfba02
DW
30DEFINE FLASH_REGION_VPD_SIZE = 0x0003E000
31
b9459211 32DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET = 0x0006E000
3cbfba02
DW
33DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE = 0x00002000
34
35
b9459211 36DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET = 0x00070000
3cbfba02
DW
37DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE = 0x00040000
38
39!if $(MINNOW2_FSP_BUILD) == TRUE
b9459211 40DEFINE FLASH_REGION_FSPBIN_OFFSET = 0x000B0000
3cbfba02 41DEFINE FLASH_REGION_FSPBIN_SIZE = 0x00048000
b9459211 42DEFINE FLASH_REGION_FSPBIN_BASE = 0xFFDB0000
3cbfba02 43
b9459211 44DEFINE FLASH_REGION_AZALIABIN_OFFSET = 0x000F8000
3cbfba02 45DEFINE FLASH_REGION_AZALIABIN_SIZE = 0x00008000
b9459211 46DEFINE FLASH_REGION_AZALIABIN_BASE = 0xFFDF8000
3cbfba02
DW
47
48!endif
49
a4d42c22
TH
50DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00100000
51DEFINE FLASH_REGION_FVMAIN_SIZE = 0x00196000
3cbfba02
DW
52
53
a4d42c22 54DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x00296000
d58cb22f 55DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x0002C000
3cbfba02 56
d58cb22f
SL
57DEFINE FLASH_REGION_FV_RECOVERY_OFFSET = 0x002C2000
58DEFINE FLASH_REGION_FV_RECOVERY_SIZE = 0x0003E000
3cbfba02
DW
59
60################################################################################
61#
62# FD Section
63# The [FD] Section is made up of the definition statements and a
64# description of what goes into the Flash Device Image. Each FD section
65# defines one flash "device" image. A flash device image may be one of
66# the following: Removable media bootable image (like a boot floppy
67# image,) an Option ROM image (that would be "flashed" into an add-in
68# card,) a System "Flash" image (that would be burned into a system's
69# flash) or an Update ("Capsule") image that will be used to update and
70# existing system flash.
71#
72################################################################################
73[FD.Vlv]
74BaseAddress = $(FLASH_BASE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress #The base address of the 3Mb FLASH Device.
75Size = $(FLASH_SIZE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize #The flash size in bytes of the 3Mb FLASH Device.
76ErasePolarity = 1
77BlockSize = $(FLASH_BLOCK_SIZE) #The block size in bytes of the 3Mb FLASH Device.
78NumBlocks = $(FLASH_NUM_BLOCKS) #The number of blocks in 3Mb FLASH Device.
79
80#
81#Flash location override based on actual flash map
82#
83SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_AREA_BASE_ADDRESS)
84SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_AREA_SIZE)
85
86!if $(MINNOW2_FSP_BUILD) == TRUE
87# put below PCD value setting into dsc file
88#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE)
89#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE)
90#SET gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset = 0x60
91#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress = $(FLASH_AREA_BASE_ADDRESS)
92#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize = $(FLASH_AREA_SIZE)
93#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase = $(FLASH_REGION_FSPBIN_BASE)
94#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize = $(FLASH_REGION_FSPBIN_SIZE)
95
96!endif
97################################################################################
98#
99# Following are lists of FD Region layout which correspond to the locations of different
100# images within the flash device.
101#
102# Regions must be defined in ascending order and may not overlap.
103#
104# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
105# the pipe "|" character, followed by the size of the region, also in hex with the leading
106# "0x" characters. Like:
107# Offset|Size
108# PcdOffsetCName|PcdSizeCName
109# RegionType <FV, DATA, or FILE>
110# Fv Size can be adjusted; FVMAIN_COMPACT can be reduced to 0x120000, and FV_RECOVERY can be enlarged to 0x80000
111#
112################################################################################
113# Since the Fce tool don't have gcc version, we can't handle default variable in Linux,
114# so we hardcode the default value of variable here.
115# Please note that we MUST update the binary once the default value is changed.
b9459211
MG
116
117#
118 # CPU Microcodes
119 #
120
121$(FLASH_REGION_VLVMICROCODE_OFFSET)|$(FLASH_REGION_VLVMICROCODE_SIZE)
122gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress|gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize
123FV = MICROCODE_FV
124
3cbfba02
DW
125$(FLASH_REGION_VPD_OFFSET)|$(FLASH_REGION_VPD_SIZE)
126gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize
127FILE = $(WORKSPACE)/Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageVariable.bin
128
129$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE)
130gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
131FILE = $(WORKSPACE)/Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageFtwWorking.bin
132
133$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE)
134gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
135FILE = $(WORKSPACE)/Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageFtwSpare.bin
136
137!if $(MINNOW2_FSP_BUILD) == TRUE
138
139 $(FLASH_REGION_FSPBIN_OFFSET)|$(FLASH_REGION_FSPBIN_SIZE)
140 gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize
141 FILE = Vlv2MiscBinariesPkg/FspBinary/FvFsp.bin
142
143
144 $(FLASH_REGION_AZALIABIN_OFFSET)|$(FLASH_REGION_AZALIABIN_SIZE)
145 FILE = Vlv2TbltDevicePkg/FspAzaliaConfigData/AzaliaConfig.bin
146
147!endif
3cbfba02
DW
148
149 #
150 # Main Block
151 #
152$(FLASH_REGION_FVMAIN_OFFSET)|$(FLASH_REGION_FVMAIN_SIZE)
153gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize
154FV = FVMAIN_COMPACT
155
156 #
157 # FV Recovery#2
158 #
159$(FLASH_REGION_FV_RECOVERY2_OFFSET)|$(FLASH_REGION_FV_RECOVERY2_SIZE)
160gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size
161FV = FVRECOVERY2
162
163 #
164 # FV Recovery
165 #
166$(FLASH_REGION_FV_RECOVERY_OFFSET)|$(FLASH_REGION_FV_RECOVERY_SIZE)
167gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize
168FV = FVRECOVERY
169
170################################################################################
171#
172# FV Section
173#
174# [FV] section is used to define what components or modules are placed within a flash
175# device file. This section also defines order the components and modules are positioned
176# within the image. The [FV] section consists of define statements, set statements and
177# module statements.
178#
179################################################################################
180[FV.MICROCODE_FV]
181BlockSize = $(FLASH_BLOCK_SIZE)
182FvAlignment = 16
183ERASE_POLARITY = 1
184MEMORY_MAPPED = TRUE
185STICKY_WRITE = TRUE
186LOCK_CAP = TRUE
187LOCK_STATUS = FALSE
188WRITE_DISABLED_CAP = TRUE
189WRITE_ENABLED_CAP = TRUE
190WRITE_STATUS = TRUE
191WRITE_LOCK_CAP = TRUE
192WRITE_LOCK_STATUS = TRUE
193READ_DISABLED_CAP = TRUE
194READ_ENABLED_CAP = TRUE
195READ_STATUS = TRUE
196READ_LOCK_CAP = TRUE
197READ_LOCK_STATUS = TRUE
198
199FILE RAW = 197DB236-F856-4924-90F8-CDF12FB875F3 {
200 $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/MicrocodeUpdates.bin
201}
202
203################################################################################
204#
205# FV Section
206#
207# [FV] section is used to define what components or modules are placed within a flash
208# device file. This section also defines order the components and modules are positioned
209# within the image. The [FV] section consists of define statements, set statements and
210# module statements.
211#
212################################################################################
213[FV.FVRECOVERY2]
214BlockSize = $(FLASH_BLOCK_SIZE)
215FvAlignment = 16 #FV alignment and FV attributes setting.
216ERASE_POLARITY = 1
217MEMORY_MAPPED = TRUE
218STICKY_WRITE = TRUE
219LOCK_CAP = TRUE
220LOCK_STATUS = TRUE
221WRITE_DISABLED_CAP = TRUE
222WRITE_ENABLED_CAP = TRUE
223WRITE_STATUS = TRUE
224WRITE_LOCK_CAP = TRUE
225WRITE_LOCK_STATUS = TRUE
226READ_DISABLED_CAP = TRUE
227READ_ENABLED_CAP = TRUE
228READ_STATUS = TRUE
229READ_LOCK_CAP = TRUE
230READ_LOCK_STATUS = TRUE
231FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270092
232
233
234
235INF $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf
236
237!if $(MINNOW2_FSP_BUILD) == FALSE
238INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf
239INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf
240INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf
241INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf
242INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf
243INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf
244INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf
245INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf
246INF EdkCompatibilityPkg/Compatibility/AcpiVariableHobOnSmramReserveHobThunk/AcpiVariableHobOnSmramReserveHobThunk.inf
247!endif
248
249INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf
250!if $(TPM_ENABLED) == TRUE
251INF SecurityPkg/Tcg/TrEEConfig/TrEEConfigPei.inf
252INF SecurityPkg/Tcg/TcgPei/TcgPei.inf
253INF SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf
254!endif
f4e7aa05
TH
255!if $(FTPM_ENABLE) == TRUE
256INF SecurityPkg/Tcg/TrEEPei/TrEEPei.inf #use PCD config
257!endif
3cbfba02
DW
258INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
259
260!if $(ACPI50_ENABLE) == TRUE
261 INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf
262!endif
263!if $(PERFORMANCE_ENABLE) == TRUE
264INF MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf
265!endif
266
267[FV.FVRECOVERY]
268BlockSize = $(FLASH_BLOCK_SIZE)
269FvAlignment = 16 #FV alignment and FV attributes setting.
270ERASE_POLARITY = 1
271MEMORY_MAPPED = TRUE
272STICKY_WRITE = TRUE
273LOCK_CAP = TRUE
274LOCK_STATUS = TRUE
275WRITE_DISABLED_CAP = TRUE
276WRITE_ENABLED_CAP = TRUE
277WRITE_STATUS = TRUE
278WRITE_LOCK_CAP = TRUE
279WRITE_LOCK_STATUS = TRUE
280READ_DISABLED_CAP = TRUE
281READ_ENABLED_CAP = TRUE
282READ_STATUS = TRUE
283READ_LOCK_CAP = TRUE
284READ_LOCK_STATUS = TRUE
285FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270091
286
287
288!if $(MINNOW2_FSP_BUILD) == TRUE
289INF IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf
290!else
291INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf
292!endif
293
294INF MdeModulePkg/Core/Pei/PeiMain.inf
295!if $(MINNOW2_FSP_BUILD) == TRUE
296INF Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf
297INF IntelFspWrapperPkg/FspInitPei/FspInitPei.inf
298!endif
299INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf
300INF MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf
3cbfba02 301INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
3cbfba02
DW
302
303INF $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf
304
305!if $(MINNOW2_FSP_BUILD) == FALSE
306INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf
307!endif
308
f4e7aa05
TH
309!if $(FTPM_ENABLE) == TRUE
310INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf
311!endif
312
3cbfba02
DW
313!if $(SOURCE_DEBUG_ENABLE) == TRUE
314 INF SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf
315!endif
316
317
318!if $(CAPSULE_ENABLE) == TRUE
319INF MdeModulePkg/Universal/CapsulePei/CapsulePei.inf
94dfaa23 320!if $(DXE_ARCHITECTURE) == "X64"
3cbfba02
DW
321INF MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf
322!endif
94dfaa23 323!endif
3cbfba02
DW
324
325!if $(MINNOW2_FSP_BUILD) == FALSE
326!if $(PCIESC_ENABLE) == TRUE
327INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf
328!endif
329INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf
330!endif
331
332INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
333
334[FV.FVMAIN]
335BlockSize = $(FLASH_BLOCK_SIZE)
336FvAlignment = 16
337ERASE_POLARITY = 1
338MEMORY_MAPPED = TRUE
339STICKY_WRITE = TRUE
340LOCK_CAP = TRUE
341LOCK_STATUS = TRUE
342WRITE_DISABLED_CAP = TRUE
343WRITE_ENABLED_CAP = TRUE
344WRITE_STATUS = TRUE
345WRITE_LOCK_CAP = TRUE
346WRITE_LOCK_STATUS = TRUE
347READ_DISABLED_CAP = TRUE
348READ_ENABLED_CAP = TRUE
349READ_STATUS = TRUE
350READ_LOCK_CAP = TRUE
351READ_LOCK_STATUS = TRUE
352FvNameGuid = A881D567-6CB0-4eee-8435-2E72D33E45B5
353
354APRIORI DXE {
355 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
356 INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf
357 INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf
358 }
359
360FILE FREEFORM = C3E36D09-8294-4b97-A857-D5288FE33E28 {
361 SECTION RAW = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/BiosId.bin
362 }
363
364 #
365 # EDK II Related Platform codes
366 #
367
368 !if $(MINNOW2_FSP_BUILD) == TRUE
369 INF IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf
370 !endif
371
372INF MdeModulePkg/Core/Dxe/DxeMain.inf
373INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
374!if $(ACPI50_ENABLE) == TRUE
375INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf
376INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf
377!endif
378
379
380INF IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf
381INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf
382INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf
383INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf
384INF MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf
385INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
386INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MpCpu.inf
387INF $(PLATFORM_PACKAGE)/Metronome/Metronome.inf
388INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf
389INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
390INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
391INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
392INF IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf
393
3cbfba02
DW
394INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf
395INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf
396INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf
397INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf
398INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf
0b8c5cd4
SZ
399!if $(SECURE_BOOT_ENABLE)
400INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf
3cbfba02
DW
401!endif
402
403INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
404
405INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
406INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf
407INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
408INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf
409
410
411INF $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf
412
413!if $(DATAHUB_ENABLE) == TRUE
414INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf
415!endif
416INF IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf
417INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf
418
419INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf
420
421 #
422 # EDK II Related Silicon codes
423 #
424INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf
425
426!if $(USE_HPET_TIMER) == TRUE
427INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf
428!else
429INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf
430!endif
431INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf
432
433INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf
434
435INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf
436INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf
437
438!if $(MINNOW2_FSP_BUILD) == FALSE
439INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf
440!endif
441INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf
442!if $(PCIESC_ENABLE) == TRUE
443INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf
444!endif
445
446INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf
447INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf
448INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf
449INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf
450INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf
451!if $(MINNOW2_FSP_BUILD) == FALSE
452INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf
453!else
454INF IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf
455INF Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf
456!endif
f4e7aa05
TH
457!if $(MINNOW2_FSP_BUILD) == FALSE
458 !if $(SEC_ENABLE) == TRUE
459 INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf
460 INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf
461 !endif
462!endif
3cbfba02
DW
463!if $(TPM_ENABLED) == TRUE
464INF SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf
465INF SecurityPkg/Tcg/TcgDxe/TcgDxe.inf
466INF RuleOverride = DRIVER_ACPITABLE SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
467!endif
f4e7aa05
TH
468!if $(FTPM_ENABLE) == TRUE
469INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf
470INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf
471INF SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf
472INF SecurityPkg/Tcg/TrEEDxe/TrEEDxe.inf
473INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf
474!endif
3cbfba02
DW
475
476#
477# EDK II Related Platform codes
478#
479INF $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf
480INF $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf
481INF $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf
482INF $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf
483INF $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf
484INF $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf
485INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf
486INF $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf
487INF $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf
488!if $(GOP_DRIVER_ENABLE) == TRUE
489 INF $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf
490 FILE DRIVER = FF0C8745-3270-4439-B74F-3E45F8C77064 {
491 SECTION DXE_DEPEX_EXP = {gPlatformGOPPolicyGuid}
492 SECTION PE32 = Vlv2MiscBinariesPkg/GOP/7.2.1011/RELEASE_VS2008x86/$(DXE_ARCHITECTURE)/IntelGopDriver.efi
493 SECTION UI = "IntelGopDriver"
494}
495!endif
496
497INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf
498 #
499 # SMM
500 #
501INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf
502INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf
503INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PiSmmCpuDxeSmm.inf
504
505INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf
506INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf
507INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PiSmmCommunicationSmm.inf
508INF $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf
509INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf
510# INF Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/Dts/Smm/DigitalThermalSensor.inf
0ad3c505 511INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf
3cbfba02
DW
512 #
513 # ACPI
514 #
515INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf
516INF $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf
517INF IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf
518INF RuleOverride = ACPITABLE2 Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf
519
520INF RuleOverride = ACPITABLE $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf
521
522INF $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf
523
524 #
525 # PCI
526 #
527INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
528
529INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf
530
531
532#
533# ISA
534#
535INF $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf
536INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf
537INF IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf
538!if $(SOURCE_DEBUG_ENABLE) != TRUE
539INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf
540!endif
1b354b08
TH
541#INF IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf
542#INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf
3cbfba02
DW
543
544#
545# SDIO
546#
547INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf
548INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf
549#
550# IDE/SCSI/AHCI
551#
552INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
553
554INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
555
556INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
557!if $(SATA_ENABLE) == TRUE
558INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf
559#
560
561#
562INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf
563INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf
564!if $(SCSI_ENABLE) == TRUE
565INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf
566INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf
567!endif
568#
569!endif
570# Console
571#
572INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
c7d161de 573INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
3cbfba02
DW
574INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf
575INF IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf
576INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
577INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
578INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf
579INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf
580 #
581 # USB
582 #
583!if $(USB_ENABLE) == TRUE
584INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf
585INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf
586INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf
587INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf
588INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf
589INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf
590INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf
591!endif
592
593 #
594 # ECP
595 #
596INF EdkCompatibilityPkg/Compatibility/LegacyRegion2OnLegacyRegionThunk/LegacyRegion2OnLegacyRegionThunk.inf
597INF EdkCompatibilityPkg/Compatibility/SmmBaseOnSmmBase2Thunk/SmmBaseOnSmmBase2Thunk.inf
598INF EdkCompatibilityPkg/Compatibility/SmmBaseHelper/SmmBaseHelper.inf
599INF EdkCompatibilityPkg/Compatibility/SmmAccess2OnSmmAccessThunk/SmmAccess2OnSmmAccessThunk.inf
600INF EdkCompatibilityPkg/Compatibility/SmmControl2OnSmmControlThunk/SmmControl2OnSmmControlThunk.inf
601INF EdkCompatibilityPkg/Compatibility/FvOnFv2Thunk/FvOnFv2Thunk.inf
602 #
603 # SMBIOS
604 #
605INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf
606INF $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf
607
608INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf
609
610 #
611 # Legacy Modules
612 #
613INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf
614
615#
616# FAT file system
617#
618FILE DRIVER = 961578FE-B6B7-44c3-AF35-6BC705CD2B1F {
619 SECTION PE32 = FatBinPkg/EnhancedFatDxe/$(EDK_DXE_ARCHITECTURE)/Fat.efi
620 }
621#
622# UEFI Shell
623#
624FILE APPLICATION = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdShellFile) {
625# SECTION PE32 = EdkShellBinPkg/FullShell/$(EDK_DXE_ARCHITECTURE)/Shell_Full.efi
626 SECTION PE32 = EdkShellBinPkg/MinimumShell/$(EDK_DXE_ARCHITECTURE)/Shell.efi
627 }
628
629
630
631!if $(GOP_DRIVER_ENABLE) == TRUE
632FILE FREEFORM = 878AC2CC-5343-46F2-B563-51F89DAF56BA {
633 SECTION RAW = Vlv2MiscBinariesPkg/GOP/7.2.1011/VBT/MNW2/Vbt.bin
634 SECTION UI = "IntelGopVbt"
635}
636!endif
637
638#
639# Network Modules
640#
641!if $(NETWORK_ENABLE) == TRUE
642 FILE DRIVER = 22DE1691-D65D-456a-993E-A253DD1F308C {
643 SECTION PE32 = Vlv2MiscBinariesPkg/UNDI/RtkUndiDxe/$(DXE_ARCHITECTURE)/RtkUndiDxe.efi
644 SECTION UI = "UNDI"
645 }
646 INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf
647 INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf
648 INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf
649 INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf
650 INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
3cbfba02
DW
651 INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf
652 INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
653 INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf
654 !if $(NETWORK_IP6_ENABLE) == TRUE
655 INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf
656 INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf
657 INF NetworkPkg/IpSecDxe/IpSecDxe.inf
658 INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf
659 INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf
660 !endif
661 !if $(NETWORK_IP6_ENABLE) == TRUE
662 INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf
663 INF NetworkPkg/TcpDxe/TcpDxe.inf
664 !else
665 INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf
666 INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf
667 !endif
668 !if $(NETWORK_VLAN_ENABLE) == TRUE
669 INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf
670 !endif
671 !if $(NETWORK_ISCSI_ENABLE) == TRUE
672 !if $(NETWORK_IP6_ENABLE) == TRUE
673 INF NetworkPkg/IScsiDxe/IScsiDxe.inf
674 !else
675 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf
676 !endif
677 !endif
678!endif
679
680[FV.FVMAIN_COMPACT]
681BlockSize = $(FLASH_BLOCK_SIZE)
682FvAlignment = 16
683ERASE_POLARITY = 1
684MEMORY_MAPPED = TRUE
685STICKY_WRITE = TRUE
686LOCK_CAP = TRUE
687LOCK_STATUS = TRUE
688WRITE_DISABLED_CAP = TRUE
689WRITE_ENABLED_CAP = TRUE
690WRITE_STATUS = TRUE
691WRITE_LOCK_CAP = TRUE
692WRITE_LOCK_STATUS = TRUE
693READ_DISABLED_CAP = TRUE
694READ_ENABLED_CAP = TRUE
695READ_STATUS = TRUE
696READ_LOCK_CAP = TRUE
697READ_LOCK_STATUS = TRUE
698
699
700
701FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
702!if $(LZMA_ENABLE) == TRUE
703# LZMA Compress
704 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
705 SECTION FV_IMAGE = FVMAIN
706 }
707!else
708!if $(DXE_COMPRESS_ENABLE) == TRUE
709# Tiano Compress
710 SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {
711 SECTION FV_IMAGE = FVMAIN
712 }
713!else
714# No Compress
715 SECTION COMPRESS PI_NONE {
716 SECTION FV_IMAGE = FVMAIN
717 }
718!endif
719!endif
720 }
721
722[FV.SETUP_DATA]
723BlockSize = $(FLASH_BLOCK_SIZE)
724#NumBlocks = 0x10
725FvAlignment = 16
726ERASE_POLARITY = 1
727MEMORY_MAPPED = TRUE
728STICKY_WRITE = TRUE
729LOCK_CAP = TRUE
730LOCK_STATUS = TRUE
731WRITE_DISABLED_CAP = TRUE
732WRITE_ENABLED_CAP = TRUE
733WRITE_STATUS = TRUE
734WRITE_LOCK_CAP = TRUE
735WRITE_LOCK_STATUS = TRUE
736READ_DISABLED_CAP = TRUE
737READ_ENABLED_CAP = TRUE
738READ_STATUS = TRUE
739READ_LOCK_CAP = TRUE
740READ_LOCK_STATUS = TRUE
741
742
743[FV.Update_Data]
744BlockSize = $(FLASH_BLOCK_SIZE)
745FvAlignment = 16
746ERASE_POLARITY = 1
747MEMORY_MAPPED = TRUE
748STICKY_WRITE = TRUE
749LOCK_CAP = TRUE
750LOCK_STATUS = TRUE
751WRITE_DISABLED_CAP = TRUE
752WRITE_ENABLED_CAP = TRUE
753WRITE_STATUS = TRUE
754WRITE_LOCK_CAP = TRUE
755WRITE_LOCK_STATUS = TRUE
756READ_DISABLED_CAP = TRUE
757READ_ENABLED_CAP = TRUE
758READ_STATUS = TRUE
759READ_LOCK_CAP = TRUE
760READ_LOCK_STATUS = TRUE
761
762FILE RAW = 88888888-8888-8888-8888-888888888888 {
763 FD = Vlv
764 }
765
766[FV.BiosUpdateCargo]
767BlockSize = $(FLASH_BLOCK_SIZE)
768FvAlignment = 16
769ERASE_POLARITY = 1
770MEMORY_MAPPED = TRUE
771STICKY_WRITE = TRUE
772LOCK_CAP = TRUE
773LOCK_STATUS = TRUE
774WRITE_DISABLED_CAP = TRUE
775WRITE_ENABLED_CAP = TRUE
776WRITE_STATUS = TRUE
777WRITE_LOCK_CAP = TRUE
778WRITE_LOCK_STATUS = TRUE
779READ_DISABLED_CAP = TRUE
780READ_ENABLED_CAP = TRUE
781READ_STATUS = TRUE
782READ_LOCK_CAP = TRUE
783READ_LOCK_STATUS = TRUE
784
785
786
787[FV.BiosUpdate]
788BlockSize = $(FLASH_BLOCK_SIZE)
789FvAlignment = 16
790ERASE_POLARITY = 1
791MEMORY_MAPPED = TRUE
792STICKY_WRITE = TRUE
793LOCK_CAP = TRUE
794LOCK_STATUS = TRUE
795WRITE_DISABLED_CAP = TRUE
796WRITE_ENABLED_CAP = TRUE
797WRITE_STATUS = TRUE
798WRITE_LOCK_CAP = TRUE
799WRITE_LOCK_STATUS = TRUE
800READ_DISABLED_CAP = TRUE
801READ_ENABLED_CAP = TRUE
802READ_STATUS = TRUE
803READ_LOCK_CAP = TRUE
804READ_LOCK_STATUS = TRUE
805
806[Capsule.Capsule_Boot]
807#
808# gEfiCapsuleGuid supported by platform
809# { 0x3B6686BD, 0x0D76, 0x4030, { 0xB7, 0x0E, 0xB5, 0x51, 0x9E, 0x2F, 0xC5, 0xA0 }}
810#
811CAPSULE_GUID = 3B6686BD-0D76-4030-B70E-B5519E2FC5A0
812CAPSULE_FLAGS = PersistAcrossReset
813CAPSULE_HEADER_SIZE = 0x20
814
815FV = BiosUpdate
816
817[Capsule.Capsule_Reset]
818#
819# gEfiCapsuleGuid supported by platform
820# { 0x3B6686BD, 0x0D76, 0x4030, { 0xB7, 0x0E, 0xB5, 0x51, 0x9E, 0x2F, 0xC5, 0xA0 }}
821#
822CAPSULE_GUID = 3B6686BD-0D76-4030-B70E-B5519E2FC5A0
823CAPSULE_FLAGS = PersistAcrossReset
824CAPSULE_HEADER_SIZE = 0x20
825
826FV = BiosUpdate
827
828################################################################################
829#
830# Rules are use with the [FV] section's module INF type to define
831# how an FFS file is created for a given INF file. The following Rule are the default
832# rules for the different module type. User can add the customized rules to define the
833# content of the FFS file.
834#
835################################################################################
836[Rule.Common.SEC]
837 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
838 PE32 PE32 Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
839 RAW BIN Align = 16 |.com
840 }
841
842[Rule.Common.SEC.BINARY]
843 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
844 PE32 PE32 Align = 8 |.efi
845 RAW BIN Align = 16 |.com
846 }
847
848[Rule.Common.PEI_CORE]
849 FILE PEI_CORE = $(NAMED_GUID) {
850 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
851 UI STRING="$(MODULE_NAME)" Optional
852 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
853 }
854
855[Rule.Common.PEIM]
856 FILE PEIM = $(NAMED_GUID) {
857 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
858 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
859 UI STRING="$(MODULE_NAME)" Optional
860 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
861 }
862
863[Rule.Common.PEIM.BINARY]
864 FILE PEIM = $(NAMED_GUID) {
865 PEI_DEPEX PEI_DEPEX Optional |.depex
866 PE32 PE32 Align = Auto |.efi
867 UI STRING="$(MODULE_NAME)" Optional
868 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
869 }
870
871[Rule.Common.PEIM.BIOSID]
872 FILE PEIM = $(NAMED_GUID) {
873 RAW BIN BiosId.bin
874 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
875 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
876 UI STRING="$(MODULE_NAME)" Optional
877 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
878 }
879
880[Rule.Common.USER_DEFINED.APINIT]
881 FILE RAW = $(NAMED_GUID) Fixed Align=4K {
882 RAW SEC_BIN |.com
883 }
884#cjia 2011-07-21
885[Rule.Common.USER_DEFINED.LEGACY16]
886 FILE FREEFORM = $(NAMED_GUID) {
887 UI STRING="$(MODULE_NAME)" Optional
888 RAW BIN |.bin
889 }
890#cjia
891
892[Rule.Common.USER_DEFINED.ASM16]
893 FILE FREEFORM = $(NAMED_GUID) {
894 UI STRING="$(MODULE_NAME)" Optional
895 RAW BIN |.com
896 }
897
898[Rule.Common.DXE_CORE]
899 FILE DXE_CORE = $(NAMED_GUID) {
900 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
901 UI STRING="$(MODULE_NAME)" Optional
902 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
903 }
904
905[Rule.Common.UEFI_DRIVER]
906 FILE DRIVER = $(NAMED_GUID) {
907 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
908 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
909 UI STRING="$(MODULE_NAME)" Optional
910 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
911 }
912
913[Rule.Common.UEFI_DRIVER.BINARY]
914 FILE DRIVER = $(NAMED_GUID) {
915 DXE_DEPEX DXE_DEPEX Optional |.depex
916 PE32 PE32 |.efi
917 UI STRING="$(MODULE_NAME)" Optional
918 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
919 }
920
921[Rule.Common.UEFI_DRIVER.NATIVE_BINARY]
922 FILE DRIVER = $(NAMED_GUID) {
923 DXE_DEPEX DXE_DEPEX Optional $(WORKSPACE)/$(PLATFORM_PACKAGE)/IntelGopDepex/IntelGopDriver.depex
924 PE32 PE32 |.efi
925 UI STRING="$(MODULE_NAME)" Optional
926 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
927 }
928
929[Rule.Common.DXE_DRIVER]
930 FILE DRIVER = $(NAMED_GUID) {
931 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
932 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
933 UI STRING="$(MODULE_NAME)" Optional
934 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
935 }
936
937[Rule.Common.DXE_DRIVER.BINARY]
938 FILE DRIVER = $(NAMED_GUID) {
939 DXE_DEPEX DXE_DEPEX Optional |.depex
940 PE32 PE32 |.efi
941 UI STRING="$(MODULE_NAME)" Optional
942 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
943 }
944
945[Rule.Common.DXE_DRIVER.DRIVER_ACPITABLE]
946 FILE DRIVER = $(NAMED_GUID) {
947 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
948 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
949 UI STRING="$(MODULE_NAME)" Optional
950 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
951 RAW ACPI Optional |.acpi
952 RAW ASL Optional |.aml
953 }
954
955[Rule.Common.DXE_RUNTIME_DRIVER]
956 FILE DRIVER = $(NAMED_GUID) {
957 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
958 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
959 UI STRING="$(MODULE_NAME)" Optional
960 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
961 }
962
963[Rule.Common.DXE_RUNTIME_DRIVER.BINARY]
964 FILE DRIVER = $(NAMED_GUID) {
965 DXE_DEPEX DXE_DEPEX Optional |.depex
966 PE32 PE32 |.efi
967 UI STRING="$(MODULE_NAME)" Optional
968 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
969 }
970
971[Rule.Common.DXE_SMM_DRIVER]
972 FILE SMM = $(NAMED_GUID) {
973 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
974 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
975 UI STRING="$(MODULE_NAME)" Optional
976 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
977 }
978
979[Rule.Common.DXE_SMM_DRIVER.BINARY]
980 FILE SMM = $(NAMED_GUID) {
981 SMM_DEPEX SMM_DEPEX |.depex
982 PE32 PE32 |.efi
f4e7aa05 983 RAW BIN Optional |.aml
3cbfba02
DW
984 UI STRING="$(MODULE_NAME)" Optional
985 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
986 }
987
988[Rule.Common.DXE_SMM_DRIVER.DRIVER_ACPITABLE]
989 FILE SMM = $(NAMED_GUID) {
990 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
991 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
992 UI STRING="$(MODULE_NAME)" Optional
993 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
994 RAW ACPI Optional |.acpi
995 RAW ASL Optional |.aml
996 }
997
998[Rule.Common.SMM_CORE]
999 FILE SMM_CORE = $(NAMED_GUID) {
1000 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1001 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1002 UI STRING="$(MODULE_NAME)" Optional
1003 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1004 }
1005
1006[Rule.Common.SMM_CORE.BINARY]
1007 FILE SMM_CORE = $(NAMED_GUID) {
1008 DXE_DEPEX DXE_DEPEX Optional |.depex
1009 PE32 PE32 |.efi
1010 UI STRING="$(MODULE_NAME)" Optional
1011 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1012 }
1013
1014[Rule.Common.UEFI_APPLICATION]
1015 FILE APPLICATION = $(NAMED_GUID) {
1016 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1017 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1018 UI STRING="$(MODULE_NAME)" Optional
1019 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1020 }
1021
1022[Rule.Common.UEFI_APPLICATION.UI]
1023 FILE APPLICATION = $(NAMED_GUID) {
1024 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1025 UI STRING="Enter Setup"
1026 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1027 }
1028
1029[Rule.Common.USER_DEFINED]
1030 FILE FREEFORM = $(NAMED_GUID) {
1031 UI STRING="$(MODULE_NAME)" Optional
1032 RAW BIN |.bin
1033 }
1034
1035[Rule.Common.USER_DEFINED.ACPITABLE]
1036 FILE FREEFORM = $(NAMED_GUID) {
1037 RAW ACPI Optional |.acpi
1038 RAW ASL Optional |.aml
1039 }
1040
1041[Rule.Common.USER_DEFINED.ACPITABLE2]
1042 FILE FREEFORM = $(NAMED_GUID) {
1043 RAW ASL Optional |.aml
1044 }
1045
1046[Rule.Common.ACPITABLE]
1047 FILE FREEFORM = $(NAMED_GUID) {
1048 RAW ACPI Optional |.acpi
1049 RAW ASL Optional |.aml
1050 }
1051