]> git.proxmox.com Git - mirror_edk2.git/blame_incremental - UefiCpuPkg/UefiCpuPkg.dec
projects / mirror_edk2.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
UefiCpuPkg: Move AsmRelocateApLoopStart from Mpfuncs.nasm to AmdSev.nasm
[mirror_edk2.git] / UefiCpuPkg / UefiCpuPkg.dec
... / ...
CommitLineData
1## @file UefiCpuPkg.dec\r
2# This Package provides UEFI compatible CPU modules and libraries.\r
3#\r
4# Copyright (c) 2007 - 2023, Intel Corporation. All rights reserved.<BR>\r
5#\r
6# SPDX-License-Identifier: BSD-2-Clause-Patent\r
7#\r
8##\r
9\r
10[Defines]\r
11 DEC_SPECIFICATION = 0x00010005\r
12 PACKAGE_NAME = UefiCpuPkg\r
13 PACKAGE_UNI_FILE = UefiCpuPkg.uni\r
14 PACKAGE_GUID = 2171df9b-0d39-45aa-ac37-2de190010d23\r
15 PACKAGE_VERSION = 0.90\r
16\r
17[Includes]\r
18 Include\r
19\r
20[LibraryClasses]\r
21 ## @libraryclass Defines some routines that are generic for IA32 family CPU\r
22 ## to be UEFI specification compliant.\r
23 ##\r
24 UefiCpuLib|Include/Library/UefiCpuLib.h\r
25\r
26 ## @libraryclass Defines some routines that are used to register/manage/program\r
27 ## CPU features.\r
28 ##\r
29 RegisterCpuFeaturesLib|Include/Library/RegisterCpuFeaturesLib.h\r
30\r
31[LibraryClasses.IA32, LibraryClasses.X64]\r
32 ## @libraryclass Provides functions to manage MTRR settings on IA32 and X64 CPUs.\r
33 ##\r
34 MtrrLib|Include/Library/MtrrLib.h\r
35\r
36 ## @libraryclass Provides functions to manage the Local APIC on IA32 and X64 CPUs.\r
37 ##\r
38 LocalApicLib|Include/Library/LocalApicLib.h\r
39\r
40 ## @libraryclass Provides platform specific initialization functions in the SEC phase.\r
41 ##\r
42 PlatformSecLib|Include/Library/PlatformSecLib.h\r
43\r
44 ## @libraryclass Public include file for the SMM CPU Platform Hook Library.\r
45 ##\r
46 SmmCpuPlatformHookLib|Include/Library/SmmCpuPlatformHookLib.h\r
47\r
48 ## @libraryclass Provides the CPU specific programming for PiSmmCpuDxeSmm module.\r
49 ##\r
50 SmmCpuFeaturesLib|Include/Library/SmmCpuFeaturesLib.h\r
51\r
52 ## @libraryclass Provides functions to support MP services on CpuMpPei and CpuDxe module.\r
53 ##\r
54 MpInitLib|Include/Library/MpInitLib.h\r
55\r
56 ## @libraryclass Provides function to support CcExit processing.\r
57 CcExitLib|Include/Library/CcExitLib.h\r
58\r
59 ## @libraryclass Provides function to get CPU cache information.\r
60 CpuCacheInfoLib|Include/Library/CpuCacheInfoLib.h\r
61\r
62 ## @libraryclass Provides function for loading microcode.\r
63 MicrocodeLib|Include/Library/MicrocodeLib.h\r
64\r
65 ## @libraryclass Provides function for manipulating x86 paging structures.\r
66 CpuPageTableLib|Include/Library/CpuPageTableLib.h\r
67\r
68[Guids]\r
69 gUefiCpuPkgTokenSpaceGuid = { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa, 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }}\r
70 gMsegSmramGuid = { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1, 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }}\r
71\r
72 ## Include/Guid/CpuFeaturesSetDone.h\r
73 gEdkiiCpuFeaturesSetDoneGuid = { 0xa82485ce, 0xad6b, 0x4101, { 0x99, 0xd3, 0xe1, 0x35, 0x8c, 0x9e, 0x7e, 0x37 }}\r
74\r
75 ## Include/Guid/CpuFeaturesInitDone.h\r
76 gEdkiiCpuFeaturesInitDoneGuid = { 0xc77c3a41, 0x61ab, 0x4143, { 0x98, 0x3e, 0x33, 0x39, 0x28, 0x6, 0x28, 0xe5 }}\r
77\r
78 ## Include/Guid/MicrocodePatchHob.h\r
79 gEdkiiMicrocodePatchHobGuid = { 0xd178f11d, 0x8716, 0x418e, { 0xa1, 0x31, 0x96, 0x7d, 0x2a, 0xc4, 0x28, 0x43 }}\r
80\r
81 ## Include/Guid/SmmBaseHob.h\r
82 gSmmBaseHobGuid = { 0xc2217ba7, 0x03bb, 0x4f63, {0xa6, 0x47, 0x7c, 0x25, 0xc5, 0xfc, 0x9d, 0x73 }}\r
83\r
84[Protocols]\r
85 ## Include/Protocol/SmmCpuService.h\r
86 gEfiSmmCpuServiceProtocolGuid = { 0x1d202cab, 0xc8ab, 0x4d5c, { 0x94, 0xf7, 0x3c, 0xfc, 0xc0, 0xd3, 0xd3, 0x35 }}\r
87 gEdkiiSmmCpuRendezvousProtocolGuid = { 0xaa00d50b, 0x4911, 0x428f, { 0xb9, 0x1a, 0xa5, 0x9d, 0xdb, 0x13, 0xe2, 0x4c }}\r
88\r
89 ## Include/Protocol/SmMonitorInit.h\r
90 gEfiSmMonitorInitProtocolGuid = { 0x228f344d, 0xb3de, 0x43bb, { 0xa4, 0xd7, 0xea, 0x20, 0xb, 0x1b, 0x14, 0x82 }}\r
91\r
92[Protocols.RISCV64]\r
93 #\r
94 # Protocols defined for RISC-V systems\r
95 #\r
96 ## Include/Protocol/RiscVBootProtocol.h\r
97 gRiscVEfiBootProtocolGuid = { 0xccd15fec, 0x6f73, 0x4eec, { 0x83, 0x95, 0x3e, 0x69, 0xe4, 0xb9, 0x40, 0xbf }}\r
98\r
99#\r
100# [Error.gUefiCpuPkgTokenSpaceGuid]\r
101# 0x80000001 | Invalid value provided.\r
102#\r
103\r
104[Ppis]\r
105 gEdkiiPeiMpServices2PpiGuid = { 0x5cb9cb3d, 0x31a4, 0x480c, { 0x94, 0x98, 0x29, 0xd2, 0x69, 0xba, 0xcf, 0xba}}\r
106\r
107 ## Include/Ppi/ShadowMicrocode.h\r
108 gEdkiiPeiShadowMicrocodePpiGuid = { 0x430f6965, 0x9a69, 0x41c5, { 0x93, 0xed, 0x8b, 0xf0, 0x64, 0x35, 0xc1, 0xc6 }}\r
109\r
110 ## Include/Ppi/RepublishSecPpi.h\r
111 gRepublishSecPpiPpiGuid = { 0x27a71b1e, 0x73ee, 0x43d6, { 0xac, 0xe3, 0x52, 0x1a, 0x2d, 0xc5, 0xd0, 0x92 }}\r
112\r
113[PcdsFeatureFlag]\r
114 ## Indicates if SMM Profile will be enabled.\r
115 # If enabled, instruction executions in and data accesses to memory outside of SMRAM will be logged.\r
116 # In X64 build, it could not be enabled when PcdCpuSmmRestrictedMemoryAccess is TRUE.\r
117 # In IA32 build, the page table memory is not marked as read-only when it is enabled.\r
118 # This PCD is only for validation purpose. It should be set to false in production.<BR><BR>\r
119 # TRUE - SMM Profile will be enabled.<BR>\r
120 # FALSE - SMM Profile will be disabled.<BR>\r
121 # @Prompt Enable SMM Profile.\r
122 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileEnable|FALSE|BOOLEAN|0x32132109\r
123\r
124 ## Indicates if the SMM profile log buffer is a ring buffer.\r
125 # If disabled, no additional log can be done when the buffer is full.<BR><BR>\r
126 # TRUE - the SMM profile log buffer is a ring buffer.<BR>\r
127 # FALSE - the SMM profile log buffer is a normal buffer.<BR>\r
128 # @Prompt The SMM profile log buffer is a ring buffer.\r
129 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileRingBuffer|FALSE|BOOLEAN|0x3213210a\r
130\r
131 ## Indicates if SMM Startup AP in a blocking fashion.\r
132 # TRUE - SMM Startup AP in a blocking fashion.<BR>\r
133 # FALSE - SMM Startup AP in a non-blocking fashion.<BR>\r
134 # @Prompt SMM Startup AP in a blocking fashion.\r
135 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|FALSE|BOOLEAN|0x32132108\r
136\r
137 ## Indicates if SMM Stack Guard will be enabled.\r
138 # If enabled, stack overflow in SMM can be caught, preventing chaotic consequences.<BR><BR>\r
139 # TRUE - SMM Stack Guard will be enabled.<BR>\r
140 # FALSE - SMM Stack Guard will be disabled.<BR>\r
141 # @Prompt Enable SMM Stack Guard.\r
142 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackGuard|TRUE|BOOLEAN|0x1000001C\r
143\r
144 ## Indicates if BSP election in SMM will be enabled.\r
145 # If enabled, a BSP will be dynamically elected among all processors in each SMI.\r
146 # Otherwise, processor 0 is always as BSP in each SMI.<BR><BR>\r
147 # TRUE - BSP election in SMM will be enabled.<BR>\r
148 # FALSE - BSP election in SMM will be disabled.<BR>\r
149 # @Prompt Enable BSP election in SMM.\r
150 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmEnableBspElection|TRUE|BOOLEAN|0x32132106\r
151\r
152 ## Indicates if CPU SMM hot-plug will be enabled.<BR><BR>\r
153 # TRUE - SMM CPU hot-plug will be enabled.<BR>\r
154 # FALSE - SMM CPU hot-plug will be disabled.<BR>\r
155 # @Prompt SMM CPU hot-plug.\r
156 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugSupport|FALSE|BOOLEAN|0x3213210C\r
157\r
158 ## Indicates if SMM Debug will be enabled.\r
159 # If enabled, hardware breakpoints in SMRAM can be set outside of SMM mode and take effect in SMM.<BR><BR>\r
160 # TRUE - SMM Debug will be enabled.<BR>\r
161 # FALSE - SMM Debug will be disabled.<BR>\r
162 # @Prompt Enable SMM Debug.\r
163 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|FALSE|BOOLEAN|0x1000001B\r
164\r
165 ## Indicates if lock SMM Feature Control MSR.<BR><BR>\r
166 # TRUE - SMM Feature Control MSR will be locked.<BR>\r
167 # FALSE - SMM Feature Control MSR will not be locked.<BR>\r
168 # @Prompt Lock SMM Feature Control MSR.\r
169 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmFeatureControlMsrLock|TRUE|BOOLEAN|0x3213210B\r
170\r
171 ## Indicates if SMRR will be enabled.<BR><BR>\r
172 # TRUE - SMRR will be enabled.<BR>\r
173 # FALSE - SMRR will not be enabled.<BR>\r
174 # @Prompt Enable SMRR.\r
175 gUefiCpuPkgTokenSpaceGuid.PcdSmrrEnable|TRUE|BOOLEAN|0x3213210D\r
176\r
177 ## Indicates if SmmFeatureControl will be enabled.<BR><BR>\r
178 # TRUE - SmmFeatureControl will be enabled.<BR>\r
179 # FALSE - SmmFeatureControl will not be enabled.<BR>\r
180 # @Prompt Support SmmFeatureControl.\r
181 gUefiCpuPkgTokenSpaceGuid.PcdSmmFeatureControlEnable|TRUE|BOOLEAN|0x32132110\r
182\r
183[PcdsFixedAtBuild]\r
184 ## List of exception vectors which need switching stack.\r
185 # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r
186 # By default exception #DD(8), #PF(14) are supported.\r
187 # @Prompt Specify exception vectors which need switching stack.\r
188 gUefiCpuPkgTokenSpaceGuid.PcdCpuStackSwitchExceptionList|{0x08, 0x0E}|VOID*|0x30002000\r
189\r
190 ## Size of good stack for an exception.\r
191 # This PCD will only take into effect if PcdCpuStackGuard is enabled.\r
192 # @Prompt Specify size of good stack of exception which need switching stack.\r
193 gUefiCpuPkgTokenSpaceGuid.PcdCpuKnownGoodStackSize|2048|UINT32|0x30002001\r
194\r
195 ## Count of pre allocated SMM MP tokens per chunk.\r
196 # @Prompt Specify the count of pre allocated SMM MP tokens per chunk.\r
197 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmMpTokenCountPerChunk|64|UINT32|0x30002002\r
198\r
199 ## Area of memory where the SEV-ES work area block lives.\r
200 # @Prompt Configure the SEV-ES work area base\r
201 gUefiCpuPkgTokenSpaceGuid.PcdSevEsWorkAreaBase|0x0|UINT32|0x30002005\r
202\r
203 ## Size of teh area of memory where the SEV-ES work area block lives.\r
204 # @Prompt Configure the SEV-ES work area base\r
205 gUefiCpuPkgTokenSpaceGuid.PcdSevEsWorkAreaSize|0x0|UINT32|0x30002006\r
206\r
207[PcdsFixedAtBuild, PcdsPatchableInModule]\r
208 ## This value is the CPU Local APIC base address, which aligns the address on a 4-KByte boundary.\r
209 # @Prompt Configure base address of CPU Local APIC\r
210 # @Expression 0x80000001 | (gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress & 0xfff) == 0\r
211 gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress|0xfee00000|UINT32|0x00000001\r
212\r
213 ## Specifies delay value in microseconds after sending out an INIT IPI.\r
214 # @Prompt Configure delay value after send an INIT IPI\r
215 gUefiCpuPkgTokenSpaceGuid.PcdCpuInitIpiDelayInMicroSeconds|10000|UINT32|0x30000002\r
216\r
217 ## This value specifies the Application Processor (AP) stack size, used for Mp Service, which must\r
218 ## aligns the address on a 4-KByte boundary.\r
219 # @Prompt Configure stack size for Application Processor (AP)\r
220 gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize|0x8000|UINT32|0x00000003\r
221\r
222 ## Specifies stack size in the temporary RAM. 0 means half of TemporaryRamSize.\r
223 # @Prompt Stack size in the temporary RAM.\r
224 gUefiCpuPkgTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x10001003\r
225\r
226 ## Specifies buffer size in bytes to save SMM profile data. The value should be a multiple of 4KB.\r
227 # @Prompt SMM profile data buffer size.\r
228 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmProfileSize|0x200000|UINT32|0x32132107\r
229\r
230 ## Specifies stack size in bytes for each processor in SMM.\r
231 # @Prompt Processor stack size in SMM.\r
232 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x2000|UINT32|0x32132105\r
233\r
234 ## Specifies shadow stack size in bytes for each processor in SMM.\r
235 # @Prompt Processor shadow stack size in SMM.\r
236 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmShadowStackSize|0x2000|UINT32|0x3213210E\r
237\r
238 ## Indicates if SMM Code Access Check is enabled.\r
239 # If enabled, the SMM handler cannot execute the code outside SMM regions.\r
240 # This PCD is suggested to TRUE in production image.<BR><BR>\r
241 # TRUE - SMM Code Access Check will be enabled.<BR>\r
242 # FALSE - SMM Code Access Check will be disabled.<BR>\r
243 # @Prompt SMM Code Access Check.\r
244 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmCodeAccessCheckEnable|TRUE|BOOLEAN|0x60000013\r
245\r
246 ## Specifies the number of variable MTRRs reserved for OS use. The default number of\r
247 # MTRRs reserved for OS use is 2.\r
248 # @Prompt Number of reserved variable MTRRs.\r
249 gUefiCpuPkgTokenSpaceGuid.PcdCpuNumberOfReservedVariableMtrrs|0x2|UINT32|0x00000015\r
250\r
251 ## Specifies buffer size in bytes for STM exception stack. The value should be a multiple of 4KB.\r
252 # @Prompt STM exception stack size.\r
253 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStmExceptionStackSize|0x1000|UINT32|0x32132111\r
254\r
255 ## Specifies buffer size in bytes of MSEG. The value should be a multiple of 4KB.\r
256 # @Prompt MSEG size.\r
257 gUefiCpuPkgTokenSpaceGuid.PcdCpuMsegSize|0x200000|UINT32|0x32132112\r
258\r
259 ## Specifies the supported CPU features bit in array.\r
260 # @Prompt Supported CPU features.\r
261 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSupport|{0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}|VOID*|0x00000016\r
262\r
263 ## Specifies if CPU features will be initialized after SMM relocation.\r
264 # @Prompt If CPU features will be initialized after SMM relocation.\r
265 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitAfterSmmRelocation|FALSE|BOOLEAN|0x0000001C\r
266\r
267 ## Specifies if CPU features will be initialized during S3 resume.\r
268 # @Prompt If CPU features will be initialized during S3 resume.\r
269 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesInitOnS3Resume|FALSE|BOOLEAN|0x0000001D\r
270\r
271 ## Specifies CPUID Leaf 0x15 Time Stamp Counter and Nominal Core Crystal Clock Frequency.\r
272 # TSC Frequency = ECX (core crystal clock frequency) * EBX/EAX.\r
273 # Intel Xeon Processor Scalable Family with CPUID signature 06_55H = 25000000 (25MHz)\r
274 # 6th and 7th generation Intel Core processors and Intel Xeon W Processor Family = 24000000 (24MHz)\r
275 # Intel Atom processors based on Goldmont Microarchitecture with CPUID signature 06_5CH = 19200000 (19.2MHz)\r
276 # @Prompt This PCD is the nominal frequency of the core crystal clock in Hz as is CPUID Leaf 0x15:ECX\r
277 gUefiCpuPkgTokenSpaceGuid.PcdCpuCoreCrystalClockFrequency|24000000|UINT64|0x32132113\r
278\r
279 ## Specifies the periodic interval value in microseconds for the status check\r
280 # of APs for StartupAllAPs() and StartupThisAP() executed in non-blocking\r
281 # mode in DXE phase.\r
282 # @Prompt Periodic interval value in microseconds for AP status check in DXE.\r
283 gUefiCpuPkgTokenSpaceGuid.PcdCpuApStatusCheckIntervalInMicroSeconds|100000|UINT32|0x0000001E\r
284\r
285[PcdsFixedAtBuild, PcdsPatchableInModule, PcdsDynamic, PcdsDynamicEx]\r
286 ## Specifies max supported number of Logical Processors.\r
287 # @Prompt Configure max supported number of Logical Processors\r
288 gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|64|UINT32|0x00000002\r
289 ## Specifies timeout value in microseconds for the BSP to detect all APs for the first time.\r
290 # @Prompt Timeout for the BSP to detect all APs for the first time.\r
291 gUefiCpuPkgTokenSpaceGuid.PcdCpuApInitTimeOutInMicroSeconds|50000|UINT32|0x00000004\r
292 ## Specifies the number of Logical Processors that are available in the\r
293 # preboot environment after platform reset, including BSP and APs. Possible\r
294 # values:<BR><BR>\r
295 # zero (default) - PcdCpuBootLogicalProcessorNumber is ignored, and\r
296 # PcdCpuApInitTimeOutInMicroSeconds limits the initial AP\r
297 # detection by the BSP.<BR>\r
298 # nonzero - PcdCpuApInitTimeOutInMicroSeconds is ignored. The initial\r
299 # AP detection finishes only when the detected CPU count\r
300 # (BSP plus APs) reaches the value of\r
301 # PcdCpuBootLogicalProcessorNumber, regardless of how long\r
302 # that takes.<BR>\r
303 # @Prompt Number of Logical Processors available after platform reset.\r
304 gUefiCpuPkgTokenSpaceGuid.PcdCpuBootLogicalProcessorNumber|0|UINT32|0x00000008\r
305 ## Specifies the base address of the first microcode Patch in the microcode Region.\r
306 # @Prompt Microcode Region base address.\r
307 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x00000005\r
308 ## Specifies the size of the microcode Region.\r
309 # @Prompt Microcode Region size.\r
310 gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x00000006\r
311 ## Specifies the AP wait loop state during POST phase.\r
312 # The value is defined as below.<BR><BR>\r
313 # 1: Place AP in the Hlt-Loop state.<BR>\r
314 # 2: Place AP in the Mwait-Loop state.<BR>\r
315 # 3: Place AP in the Run-Loop state.<BR>\r
316 # @Prompt The AP wait loop state.\r
317 # @ValidRange 0x80000001 | 1 - 3\r
318 gUefiCpuPkgTokenSpaceGuid.PcdCpuApLoopMode|1|UINT8|0x60008006\r
319 ## Specifies the AP target C-state for Mwait during POST phase.\r
320 # The default value 0 means C1 state.\r
321 # The value is defined as below.<BR><BR>\r
322 # @Prompt The specified AP target C-state for Mwait.\r
323 gUefiCpuPkgTokenSpaceGuid.PcdCpuApTargetCstate|0|UINT8|0x00000007\r
324\r
325 ## Specifies timeout value in microseconds for the BSP in SMM to wait for all APs to come into SMM.\r
326 # @Prompt AP synchronization timeout value in SMM.\r
327 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000000|UINT64|0x32132104\r
328\r
329 ## Indicates the CPU synchronization method used when processing an SMI.\r
330 # 0x00 - Traditional CPU synchronization method.<BR>\r
331 # 0x01 - Relaxed CPU synchronization method.<BR>\r
332 # @Prompt SMM CPU Synchronization Method.\r
333 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmSyncMode|0x00|UINT8|0x60000014\r
334\r
335 ## Specifies the On-demand clock modulation duty cycle when ACPI feature is enabled.\r
336 # @Prompt The encoded values for target duty cycle modulation.\r
337 # @ValidRange 0x80000001 | 0 - 15\r
338 gUefiCpuPkgTokenSpaceGuid.PcdCpuClockModulationDutyCycle|0x0|UINT8|0x0000001A\r
339\r
340 ## Indicates if the current boot is a power-on reset.<BR><BR>\r
341 # TRUE - Current boot is a power-on reset.<BR>\r
342 # FALSE - Current boot is not a power-on reset.<BR>\r
343 # @Prompt Current boot is a power-on reset.\r
344 gUefiCpuPkgTokenSpaceGuid.PcdIsPowerOnReset|FALSE|BOOLEAN|0x0000001B\r
345\r
346[PcdsFixedAtBuild.X64, PcdsPatchableInModule.X64, PcdsDynamic.X64, PcdsDynamicEx.X64]\r
347 ## Indicate access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r
348 # MMIO access is always allowed regardless of the value of this PCD.\r
349 # Loose of such restriction is only required by RAS components in X64 platforms.\r
350 # The PCD value is considered as constantly TRUE in IA32 platforms.\r
351 # When the PCD value is TRUE, page table is initialized to cover all memory spaces\r
352 # and the memory occupied by page table is protected by page table itself as read-only.\r
353 # In X64 build, it cannot be enabled at the same time with SMM profile feature (PcdCpuSmmProfileEnable).\r
354 # In X64 build, it could not be enabled also at the same time with heap guard feature for SMM\r
355 # (PcdHeapGuardPropertyMask in MdeModulePkg).\r
356 # In IA32 build, page table memory is not marked as read-only when either SMM profile feature (PcdCpuSmmProfileEnable)\r
357 # or heap guard feature for SMM (PcdHeapGuardPropertyMask in MdeModulePkg) is enabled.\r
358 # TRUE - Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.<BR>\r
359 # FALSE - Access to any type of non-SMRAM memory after SmmReadyToLock is allowed.<BR>\r
360 # @Prompt Access to non-SMRAM memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.\r
361 gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmRestrictedMemoryAccess|TRUE|BOOLEAN|0x3213210F\r
362\r
363[PcdsDynamic, PcdsDynamicEx]\r
364 ## Contains the pointer to a CPU S3 data buffer of structure ACPI_CPU_DATA.\r
365 # @Prompt The pointer to a CPU S3 data buffer.\r
366 # @ValidList 0x80000001 | 0\r
367 gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010\r
368\r
369 ## Contains the pointer to a CPU Hot Plug Data structure if CPU hot-plug is supported.\r
370 # @Prompt The pointer to CPU Hot Plug Data.\r
371 # @ValidList 0x80000001 | 0\r
372 gUefiCpuPkgTokenSpaceGuid.PcdCpuHotPlugDataAddress|0x0|UINT64|0x60000011\r
373\r
374 ## Indicates processor feature capabilities, each bit corresponding to a specific feature.\r
375 # @Prompt Processor feature capabilities.\r
376 # @ValidList 0x80000001 | 0\r
377 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesCapability|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000018\r
378\r
379 ## As input, specifies user's desired settings for enabling/disabling processor features.\r
380 ## As output, specifies actual settings for processor features, each bit corresponding to a specific feature.\r
381 # @Prompt As input, specifies user's desired processor feature settings. As output, specifies actual processor feature settings.\r
382 # @ValidList 0x80000001 | 0\r
383 gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSetting|{0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}|VOID*|0x00000019\r
384\r
385 ## Contains the size of memory required when CPU processor trace is enabled.<BR><BR>\r
386 # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r
387 # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r
388 # Default value is 0x00 which means 4KB of memory is allocated if CPU processor trace is enabled.<BR>\r
389 # 0x0 - 4K.<BR>\r
390 # 0x1 - 8K.<BR>\r
391 # 0x2 - 16K.<BR>\r
392 # 0x3 - 32K.<BR>\r
393 # 0x4 - 64K.<BR>\r
394 # 0x5 - 128K.<BR>\r
395 # 0x6 - 256K.<BR>\r
396 # 0x7 - 512K.<BR>\r
397 # 0x8 - 1M.<BR>\r
398 # 0x9 - 2M.<BR>\r
399 # 0xA - 4M.<BR>\r
400 # 0xB - 8M.<BR>\r
401 # 0xC - 16M.<BR>\r
402 # 0xD - 32M.<BR>\r
403 # 0xE - 64M.<BR>\r
404 # 0xF - 128M.<BR>\r
405 # @Prompt The memory size used for processor trace if processor trace is enabled.\r
406 # @ValidRange 0x80000001 | 0 - 0xF\r
407 gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceMemSize|0x0|UINT32|0x60000012\r
408\r
409 ## Contains the processor trace output scheme when CPU processor trace is enabled.<BR><BR>\r
410 # Processor trace is enabled through set BIT44(CPU_FEATURE_PROC_TRACE) in PcdCpuFeaturesSetting.<BR><BR>\r
411 # This PCD is ignored if CPU processor trace is disabled.<BR><BR>\r
412 # Default value is 0 which means single range output scheme will be used if CPU processor trace is enabled.<BR>\r
413 # 0 - Single Range output scheme.<BR>\r
414 # 1 - ToPA(Table of physical address) scheme.<BR>\r
415 # @Prompt The processor trace output scheme used when processor trace is enabled.\r
416 # @ValidRange 0x80000001 | 0 - 1\r
417 gUefiCpuPkgTokenSpaceGuid.PcdCpuProcTraceOutputScheme|0x0|UINT8|0x60000015\r
418\r
419 ## This dynamic PCD indicates whether SEV-ES is enabled\r
420 # TRUE - SEV-ES is enabled\r
421 # FALSE - SEV-ES is not enabled\r
422 # @Prompt SEV-ES Status\r
423 gUefiCpuPkgTokenSpaceGuid.PcdSevEsIsEnabled|FALSE|BOOLEAN|0x60000016\r
424\r
425 ## This dynamic PCD contains the hypervisor features value obtained through the GHCB HYPERVISOR\r
426 # features VMGEXIT defined in the version 2 of GHCB spec.\r
427 # @Prompt GHCB Hypervisor Features\r
428 gUefiCpuPkgTokenSpaceGuid.PcdGhcbHypervisorFeatures|0x0|UINT64|0x60000018\r
429\r
430[UserExtensions.TianoCore."ExtraFiles"]\r
431 UefiCpuPkgExtra.uni\r
EFI Development Kit II mirror for PVE