]> git.proxmox.com Git - mirror_edk2.git/blob - IntelFspWrapperPkg/IntelFspWrapperPkg.dec
EmulatorPkg: don't display the cpu current speed
[mirror_edk2.git] / IntelFspWrapperPkg / IntelFspWrapperPkg.dec
1 ## @file
2 # Provides drivers and definitions to support fsp in EDKII bios.
3 #
4 # Copyright (c) 2014 - 2015, Intel Corporation. All rights reserved.<BR>
5 # SPDX-License-Identifier: BSD-2-Clause-Patent
6 #
7 ##
8
9 [Defines]
10 DEC_SPECIFICATION = 0x00010005
11 PACKAGE_NAME = IntelFspWrapperPkg
12 PACKAGE_GUID = 99101BB6-6DE1-4537-85A3-FD6B594F7468
13 PACKAGE_VERSION = 0.1
14
15 [Includes]
16 Include
17
18 [LibraryClasses]
19 ## @libraryclass Provide FSP API related function.
20 FspApiLib|Include/Library/FspApiLib.h
21
22 ## @libraryclass Provide FSP hob process related function.
23 FspHobProcessLib|Include/Library/FspHobProcessLib.h
24
25 ## @libraryclass Provide FSP platform information related function.
26 FspPlatformInfoLib|Include/Library/FspPlatformInfoLib.h
27
28 ## @libraryclass Provide FSP wrapper platform sec related function.
29 FspPlatformSecLib|Include/Library/FspPlatformSecLib.h
30
31 [Guids]
32 #
33 # GUID defined in package
34 #
35 gFspWrapperTokenSpaceGuid = {0x2bc1c74a, 0x122f, 0x40b2, { 0xb2, 0x23, 0x8, 0x2b, 0x74, 0x65, 0x22, 0x5d } }
36
37 [Ppis]
38 gFspInitDonePpiGuid = { 0xf5ef05e4, 0xd538, 0x4774, { 0x8f, 0x1b, 0xe9, 0x77, 0x30, 0x11, 0xe0, 0x38 } }
39 gTopOfTemporaryRamPpiGuid = { 0x2f3962b2, 0x57c5, 0x44ec, { 0x9e, 0xfc, 0xa6, 0x9f, 0xd3, 0x02, 0x03, 0x2b } }
40
41 [Protocols]
42
43 ################################################################################
44 #
45 # PCD Declarations section - list of all PCDs Declared by this Package
46 # Only this package should be providing the
47 # declaration, other packages should not.
48 #
49 ################################################################################
50 [PcdsFixedAtBuild, PcdsPatchableInModule]
51 ## Provides the memory mapped base address of the BIOS CodeCache Flash Device.
52 gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFFE00000|UINT32|0x10000001
53 ## Provides the size of the BIOS Flash Device.
54 gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00200000|UINT32|0x10000002
55
56 ## Indicates the base address of the factory FSP binary.
57 gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|0xFFF80000|UINT32|0x10000003
58 ## Indicates the base address of the updatable FSP binary to support Dual FSP.
59 # There could be two FSP images at different locations in a flash -
60 # one factory version (default) and updatable version (updatable).
61 # TempRamInit, FspMemoryInit and TempRamExit are always executed from factory version.
62 # FspSiliconInit and NotifyPhase can be executed from updatable version if it is available,
63 # FspSiliconInit and NotifyPhase are executed from factory version if there is no updateable version,
64 # PcdFlashFvFspBase is base address of factory FSP, and PcdFlashFvSecondFspBase
65 # is base address of updatable FSP. If PcdFlashFvSecondFspBase is 0, that means
66 # there is no updatable FSP.
67 gFspWrapperTokenSpaceGuid.PcdFlashFvSecondFspBase|0x00000000|UINT32|0x10000008
68 ## Provides the size of the factory FSP binary.
69 gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize|0x00048000|UINT32|0x10000004
70 ## Provides the size of the updatable FSP binary to support Dual FSP.
71 gFspWrapperTokenSpaceGuid.PcdFlashFvSecondFspSize|0x00000000|UINT32|0x10000009
72
73 ## Indicates the base address of the first Microcode Patch in the Microcode Region
74 gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0x0|UINT64|0x10000005
75 gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x0|UINT64|0x10000006
76 ## Indicates the offset of the Cpu Microcode.
77 gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset|0x90|UINT32|0x10000007
78
79 ##
80 # Maximum number of Ppi is provided by SecCore.
81 ##
82 gFspWrapperTokenSpaceGuid.PcdSecCoreMaxPpiSupported|0x6|UINT32|0x20000001
83
84 # This is MAX UPD region size
85 gFspWrapperTokenSpaceGuid.PcdMaxUpdRegionSize|0x200|UINT32|0x30000001
86
87 ## Stack size in the temporary RAM.
88 # 0 means half of TemporaryRamSize.
89 gFspWrapperTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0|UINT32|0x40000001
90
91 # This is temporary DRAM base and size for StackTop in FspInit
92 gFspWrapperTokenSpaceGuid.PcdTemporaryRamBase|0x00080000|UINT32|0x40000002
93 gFspWrapperTokenSpaceGuid.PcdTemporaryRamSize|0x00010000|UINT32|0x40000003
94
95 ## Indicate the PEI memory size platform want to report
96 gFspWrapperTokenSpaceGuid.PcdPeiMinMemSize|0x1800000|UINT32|0x40000004
97 ## Indicate the PEI memory size platform want to report
98 gFspWrapperTokenSpaceGuid.PcdPeiRecoveryMinMemSize|0x3000000|UINT32|0x40000005
99
100 ## PcdFspApiVersion is to determine wrapper calling mechanism
101 # - FSP_API_REVISION_1 1
102 # - FSP_API_REVISION_2 2
103 gFspWrapperTokenSpaceGuid.PcdFspApiVersion|0x02|UINT8|0x00001000