Omap35xxPkg/Include/Omap3530/Omap3530Interrupt.h

   1 /** @file
   2
   3   Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
   4   Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>
   5
   6   This program and the accompanying materials
   7   are licensed and made available under the terms and conditions of the BSD License
   8   which accompanies this distribution.  The full text of the license may be found at
   9   http://opensource.org/licenses/bsd-license.php
  10
  11   THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  12   WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
  13
  14 **/
  15
  16 #ifndef __OMAP3530INTERRUPT_H__
  17 #define __OMAP3530INTERRUPT_H__
  18
  19 #include <Library/PcdLib.h>
  20
  21 #define INTERRUPT_BASE        (PcdGet32 (PcdInterruptBaseAddress))
  22
  23 #define INT_NROF_VECTORS      (96)
  24 #define MAX_VECTOR            (INT_NROF_VECTORS - 1)
  25 #define INTCPS_SYSCONFIG      (INTERRUPT_BASE + 0x0010)
  26 #define INTCPS_SYSSTATUS      (INTERRUPT_BASE + 0x0014)
  27 #define INTCPS_SIR_IRQ        (INTERRUPT_BASE + 0x0040)
  28 #define INTCPS_SIR_IFQ        (INTERRUPT_BASE + 0x0044)
  29 #define INTCPS_CONTROL        (INTERRUPT_BASE + 0x0048)
  30 #define INTCPS_PROTECTION     (INTERRUPT_BASE + 0x004C)
  31 #define INTCPS_IDLE           (INTERRUPT_BASE + 0x0050)
  32 #define INTCPS_IRQ_PRIORITY   (INTERRUPT_BASE + 0x0060)
  33 #define INTCPS_FIQ_PRIORITY   (INTERRUPT_BASE + 0x0064)
  34 #define INTCPS_THRESHOLD      (INTERRUPT_BASE + 0x0068)
  35 #define INTCPS_ITR(n)         (INTERRUPT_BASE + 0x0080 + (0x20 * (n)))
  36 #define INTCPS_MIR(n)         (INTERRUPT_BASE + 0x0084 + (0x20 * (n)))
  37 #define INTCPS_MIR_CLEAR(n)   (INTERRUPT_BASE + 0x0088 + (0x20 * (n)))
  38 #define INTCPS_MIR_SET(n)     (INTERRUPT_BASE + 0x008C + (0x20 * (n)))
  39 #define INTCPS_ISR_SET(n)     (INTERRUPT_BASE + 0x0090 + (0x20 * (n)))
  40 #define INTCPS_ISR_CLEAR(n)   (INTERRUPT_BASE + 0x0094 + (0x20 * (n)))
  41 #define INTCPS_PENDING_IRQ(n) (INTERRUPT_BASE + 0x0098 + (0x20 * (n)))
  42 #define INTCPS_PENDING_FIQ(n) (INTERRUPT_BASE + 0x009C + (0x20 * (n)))
  43 #define INTCPS_ILR(m)         (INTERRUPT_BASE + 0x0100 + (0x04 * (m)))
  44
  45 #define INTCPS_ILR_FIQ            BIT0
  46 #define INTCPS_SIR_IRQ_MASK       (0x7F)
  47 #define INTCPS_CONTROL_NEWIRQAGR  BIT0
  48 #define INTCPS_CONTROL_NEWFIQAGR  BIT1
  49
  50 #endif // __OMAP3530INTERRUPT_H__
  51