]> git.proxmox.com Git - mirror_edk2.git/blob - OvmfPkg/OvmfPkgIa32.fdf
OvmfPkg: Sec: assert the build-time calculated end of the scratch buffer
[mirror_edk2.git] / OvmfPkg / OvmfPkgIa32.fdf
1 ## @file
2 # Open Virtual Machine Firmware: FDF
3 #
4 # Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
5 #
6 # This program and the accompanying materials
7 # are licensed and made available under the terms and conditions of the BSD License
8 # which accompanies this distribution. The full text of the license may be found at
9 # http://opensource.org/licenses/bsd-license.php
10 #
11 # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
12 # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
13 #
14 ##
15
16 ################################################################################
17
18 #
19 # Default flash size for DEBUG build is 2MB. For RELEASE it is 1MB.
20 #
21 # Defining FD_SIZE_1MB or FD_SIZE_2MB on the build command line can
22 # override this.
23 #
24 [Defines]
25 !if $(TARGET) == RELEASE
26 !ifndef $(FD_SIZE_2MB)
27 DEFINE FD_SIZE_1MB=
28 !endif
29 !endif
30
31 !include OvmfPkg.fdf.inc
32
33 #
34 # Build the variable store and the firmware code as one unified flash device
35 # image.
36 #
37 [FD.OVMF]
38 BaseAddress = $(FW_BASE_ADDRESS)
39 Size = $(FW_SIZE)
40 ErasePolarity = 1
41 BlockSize = $(BLOCK_SIZE)
42 NumBlocks = $(FW_BLOCKS)
43
44 !include VarStore.fdf.inc
45
46 $(VARS_SIZE)|$(FVMAIN_SIZE)
47 FV = FVMAIN_COMPACT
48
49 $(SECFV_OFFSET)|$(SECFV_SIZE)
50 FV = SECFV
51
52 #
53 # Build the variable store and the firmware code as separate flash device
54 # images.
55 #
56 [FD.OVMF_VARS]
57 BaseAddress = $(FW_BASE_ADDRESS)
58 Size = $(VARS_SIZE)
59 ErasePolarity = 1
60 BlockSize = $(BLOCK_SIZE)
61 NumBlocks = $(VARS_BLOCKS)
62
63 !include VarStore.fdf.inc
64
65 [FD.OVMF_CODE]
66 BaseAddress = $(CODE_BASE_ADDRESS)
67 Size = $(CODE_SIZE)
68 ErasePolarity = 1
69 BlockSize = $(BLOCK_SIZE)
70 NumBlocks = $(CODE_BLOCKS)
71
72 0x00000000|$(FVMAIN_SIZE)
73 FV = FVMAIN_COMPACT
74
75 $(FVMAIN_SIZE)|$(SECFV_SIZE)
76 FV = SECFV
77
78 ################################################################################
79
80 [FD.MEMFD]
81 BaseAddress = $(MEMFD_BASE_ADDRESS)
82 Size = 0xA00000
83 ErasePolarity = 1
84 BlockSize = 0x10000
85 NumBlocks = 0xA0
86
87 0x000000|0x006000
88 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesSize
89
90 0x006000|0x001000
91 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageSize
92
93 0x007000|0x001000
94 gEfiMdePkgTokenSpaceGuid.PcdGuidedExtractHandlerTableAddress|gUefiOvmfPkgTokenSpaceGuid.PcdGuidedExtractHandlerTableSize
95
96 0x010000|0x008000
97 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamSize
98
99 0x018000|0x008000
100 gUefiOvmfPkgTokenSpaceGuid.PcdS3AcpiReservedMemoryBase|gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize
101
102 0x020000|0x0E0000
103 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvSize
104 FV = PEIFV
105
106 0x100000|0x900000
107 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvSize
108 FV = DXEFV
109
110 ################################################################################
111
112 [FV.SECFV]
113 BlockSize = 0x1000
114 FvAlignment = 16
115 ERASE_POLARITY = 1
116 MEMORY_MAPPED = TRUE
117 STICKY_WRITE = TRUE
118 LOCK_CAP = TRUE
119 LOCK_STATUS = TRUE
120 WRITE_DISABLED_CAP = TRUE
121 WRITE_ENABLED_CAP = TRUE
122 WRITE_STATUS = TRUE
123 WRITE_LOCK_CAP = TRUE
124 WRITE_LOCK_STATUS = TRUE
125 READ_DISABLED_CAP = TRUE
126 READ_ENABLED_CAP = TRUE
127 READ_STATUS = TRUE
128 READ_LOCK_CAP = TRUE
129 READ_LOCK_STATUS = TRUE
130
131 #
132 # SEC Phase modules
133 #
134 # The code in this FV handles the initial firmware startup, and
135 # decompresses the PEI and DXE FVs which handles the rest of the boot sequence.
136 #
137 INF OvmfPkg/Sec/SecMain.inf
138
139 INF RuleOverride=RESET_VECTOR OvmfPkg/ResetVector/ResetVector.inf
140
141 ################################################################################
142 [FV.PEIFV]
143 BlockSize = 0x10000
144 FvAlignment = 16
145 ERASE_POLARITY = 1
146 MEMORY_MAPPED = TRUE
147 STICKY_WRITE = TRUE
148 LOCK_CAP = TRUE
149 LOCK_STATUS = TRUE
150 WRITE_DISABLED_CAP = TRUE
151 WRITE_ENABLED_CAP = TRUE
152 WRITE_STATUS = TRUE
153 WRITE_LOCK_CAP = TRUE
154 WRITE_LOCK_STATUS = TRUE
155 READ_DISABLED_CAP = TRUE
156 READ_ENABLED_CAP = TRUE
157 READ_STATUS = TRUE
158 READ_LOCK_CAP = TRUE
159 READ_LOCK_STATUS = TRUE
160
161 APRIORI PEI {
162 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
163 }
164
165 #
166 # PEI Phase modules
167 #
168 INF MdeModulePkg/Core/Pei/PeiMain.inf
169 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
170 INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf
171 INF OvmfPkg/PlatformPei/PlatformPei.inf
172 INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
173 INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf
174
175 ################################################################################
176
177 [FV.DXEFV]
178 BlockSize = 0x10000
179 FvAlignment = 16
180 ERASE_POLARITY = 1
181 MEMORY_MAPPED = TRUE
182 STICKY_WRITE = TRUE
183 LOCK_CAP = TRUE
184 LOCK_STATUS = TRUE
185 WRITE_DISABLED_CAP = TRUE
186 WRITE_ENABLED_CAP = TRUE
187 WRITE_STATUS = TRUE
188 WRITE_LOCK_CAP = TRUE
189 WRITE_LOCK_STATUS = TRUE
190 READ_DISABLED_CAP = TRUE
191 READ_ENABLED_CAP = TRUE
192 READ_STATUS = TRUE
193 READ_LOCK_CAP = TRUE
194 READ_LOCK_STATUS = TRUE
195
196 APRIORI DXE {
197 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
198 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
199 INF OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesRuntimeDxe.inf
200 }
201
202 #
203 # DXE Phase modules
204 #
205 INF MdeModulePkg/Core/Dxe/DxeMain.inf
206
207 INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntimeDxe.inf
208 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
209
210 INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
211 INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
212 INF MdeModulePkg/Universal/EbcDxe/EbcDxe.inf
213 INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf
214 INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf
215 INF UefiCpuPkg/CpuDxe/CpuDxe.inf
216 INF PcAtChipsetPkg/8254TimerDxe/8254Timer.inf
217 INF OvmfPkg/PciHostBridgeDxe/PciHostBridgeDxe.inf
218 INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
219 INF PcAtChipsetPkg/KbcResetDxe/Reset.inf
220 INF MdeModulePkg/Universal/Metronome/Metronome.inf
221 INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf
222
223 INF OvmfPkg/BlockMmioToBlockIoDxe/BlockIo.inf
224 INF OvmfPkg/VirtioPciDeviceDxe/VirtioPciDeviceDxe.inf
225 INF OvmfPkg/VirtioBlkDxe/VirtioBlk.inf
226 INF OvmfPkg/VirtioScsiDxe/VirtioScsi.inf
227 INF OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesRuntimeDxe.inf
228 INF OvmfPkg/EmuVariableFvbRuntimeDxe/Fvb.inf
229 INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
230 INF OvmfPkg/XenIoPciDxe/XenIoPciDxe.inf
231 INF OvmfPkg/XenBusDxe/XenBusDxe.inf
232 INF OvmfPkg/XenPvBlkDxe/XenPvBlkDxe.inf
233
234 INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
235 !if $(SECURE_BOOT_ENABLE) == TRUE
236 INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf
237 !endif
238
239 INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
240 INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
241 INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
242 INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
243 INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
244 INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf
245 INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
246 INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf
247 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
248 INF MdeModulePkg/Universal/PrintDxe/PrintDxe.inf
249 INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
250 INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
251 INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
252 INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf
253 INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf
254 INF OvmfPkg/SataControllerDxe/SataControllerDxe.inf
255 INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf
256 INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf
257 INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
258 INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf
259 INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf
260 INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf
261
262 INF PcAtChipsetPkg/IsaAcpiDxe/IsaAcpi.inf
263 INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf
264
265 !ifndef $(SOURCE_DEBUG_ENABLE)
266 INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf
267 !endif
268
269 INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf
270 INF IntelFrameworkModulePkg/Bus/Isa/IsaFloppyDxe/IsaFloppyDxe.inf
271
272 INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf
273 INF OvmfPkg/SmbiosPlatformDxe/SmbiosPlatformDxe.inf
274
275 INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf
276 INF OvmfPkg/AcpiPlatformDxe/AcpiPlatformDxe.inf
277 INF RuleOverride=ACPITABLE OvmfPkg/AcpiTables/AcpiTables.inf
278 INF OvmfPkg/AcpiS3SaveDxe/AcpiS3SaveDxe.inf
279 INF MdeModulePkg/Universal/Acpi/S3SaveStateDxe/S3SaveStateDxe.inf
280 INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf
281
282 INF RuleOverride = BINARY FatBinPkg/EnhancedFatDxe/Fat.inf
283
284 !ifndef $(USE_OLD_SHELL)
285 INF ShellPkg/Application/Shell/Shell.inf
286 !else
287 INF RuleOverride = BINARY EdkShellBinPkg/FullShell/FullShell.inf
288 !endif
289
290 FILE FREEFORM = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLogoFile) {
291 SECTION RAW = MdeModulePkg/Logo/Logo.bmp
292 }
293
294 #
295 # Network modules
296 #
297 !if $(E1000_ENABLE)
298 FILE DRIVER = 5D695E11-9B3F-4b83-B25F-4A8D5D69BE07 {
299 SECTION PE32 = Intel3.5/EFI32/E3507E2.EFI
300 }
301 !endif
302 INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf
303 INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf
304 INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf
305 INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf
306 INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf
307 INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
308 INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
309 INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf
310 INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf
311 !if $(NETWORK_IP6_ENABLE) == TRUE
312 INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf
313 INF NetworkPkg/TcpDxe/TcpDxe.inf
314 INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf
315 INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf
316 INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf
317 INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf
318 !if $(SECURE_BOOT_ENABLE) == TRUE
319 INF NetworkPkg/IScsiDxe/IScsiDxe.inf
320 !else
321 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf
322 !endif
323 !else
324 INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf
325 INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf
326 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf
327 !endif
328 !if $(HTTP_BOOT_ENABLE) == TRUE
329 INF NetworkPkg/DnsDxe/DnsDxe.inf
330 INF NetworkPkg/HttpUtilitiesDxe/HttpUtilitiesDxe.inf
331 INF NetworkPkg/HttpDxe/HttpDxe.inf
332 INF NetworkPkg/HttpBootDxe/HttpBootDxe.inf
333 !endif
334 INF OvmfPkg/VirtioNetDxe/VirtioNet.inf
335
336 #
337 # Usb Support
338 #
339 INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf
340 INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf
341 INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf
342 INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf
343 INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf
344 INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf
345
346 !ifdef $(CSM_ENABLE)
347 INF IntelFrameworkModulePkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
348 INF IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
349 INF RuleOverride=CSM OvmfPkg/Csm/Csm16/Csm16.inf
350 !endif
351
352 INF OvmfPkg/QemuVideoDxe/QemuVideoDxe.inf
353 INF OvmfPkg/PlatformDxe/Platform.inf
354
355 ################################################################################
356
357 [FV.FVMAIN_COMPACT]
358 FvAlignment = 16
359 ERASE_POLARITY = 1
360 MEMORY_MAPPED = TRUE
361 STICKY_WRITE = TRUE
362 LOCK_CAP = TRUE
363 LOCK_STATUS = TRUE
364 WRITE_DISABLED_CAP = TRUE
365 WRITE_ENABLED_CAP = TRUE
366 WRITE_STATUS = TRUE
367 WRITE_LOCK_CAP = TRUE
368 WRITE_LOCK_STATUS = TRUE
369 READ_DISABLED_CAP = TRUE
370 READ_ENABLED_CAP = TRUE
371 READ_STATUS = TRUE
372 READ_LOCK_CAP = TRUE
373 READ_LOCK_STATUS = TRUE
374
375 FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
376 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
377 #
378 # These firmware volumes will have files placed in them uncompressed,
379 # and then both firmware volumes will be compressed in a single
380 # compression operation in order to achieve better overall compression.
381 #
382 SECTION FV_IMAGE = PEIFV
383 SECTION FV_IMAGE = DXEFV
384 }
385 }
386
387 !include DecomprScratchEnd.fdf.inc
388
389 ################################################################################
390
391 [Rule.Common.SEC]
392 FILE SEC = $(NAMED_GUID) {
393 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
394 UI STRING ="$(MODULE_NAME)" Optional
395 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
396 }
397
398 [Rule.Common.PEI_CORE]
399 FILE PEI_CORE = $(NAMED_GUID) {
400 PE32 PE32 Align=Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
401 UI STRING ="$(MODULE_NAME)" Optional
402 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
403 }
404
405 [Rule.Common.PEIM]
406 FILE PEIM = $(NAMED_GUID) {
407 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
408 PE32 PE32 Align=Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
409 UI STRING="$(MODULE_NAME)" Optional
410 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
411 }
412
413 [Rule.Common.DXE_CORE]
414 FILE DXE_CORE = $(NAMED_GUID) {
415 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
416 UI STRING="$(MODULE_NAME)" Optional
417 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
418 }
419
420 [Rule.Common.DXE_DRIVER]
421 FILE DRIVER = $(NAMED_GUID) {
422 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
423 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
424 UI STRING="$(MODULE_NAME)" Optional
425 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
426 }
427
428 [Rule.Common.DXE_RUNTIME_DRIVER]
429 FILE DRIVER = $(NAMED_GUID) {
430 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
431 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
432 UI STRING="$(MODULE_NAME)" Optional
433 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
434 }
435
436 [Rule.Common.UEFI_DRIVER]
437 FILE DRIVER = $(NAMED_GUID) {
438 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
439 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
440 UI STRING="$(MODULE_NAME)" Optional
441 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
442 }
443
444 [Rule.Common.UEFI_DRIVER.BINARY]
445 FILE DRIVER = $(NAMED_GUID) {
446 DXE_DEPEX DXE_DEPEX Optional |.depex
447 PE32 PE32 |.efi
448 UI STRING="$(MODULE_NAME)" Optional
449 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
450 }
451
452 [Rule.Common.UEFI_APPLICATION]
453 FILE APPLICATION = $(NAMED_GUID) {
454 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
455 UI STRING="$(MODULE_NAME)" Optional
456 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
457 }
458
459 [Rule.Common.UEFI_APPLICATION.BINARY]
460 FILE APPLICATION = $(NAMED_GUID) {
461 PE32 PE32 |.efi
462 UI STRING="$(MODULE_NAME)" Optional
463 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
464 }
465
466 [Rule.Common.USER_DEFINED.ACPITABLE]
467 FILE FREEFORM = $(NAMED_GUID) {
468 RAW ACPI |.acpi
469 RAW ASL |.aml
470 }
471
472 [Rule.Common.USER_DEFINED.CSM]
473 FILE FREEFORM = $(NAMED_GUID) {
474 RAW BIN |.bin
475 }
476
477 [Rule.Common.SEC.RESET_VECTOR]
478 FILE RAW = $(NAMED_GUID) {
479 RAW BIN Align = 16 |.bin
480 }