]> git.proxmox.com Git - mirror_edk2.git/blob - UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume.c
Set correct DS/ES/FS/GS/SS segment selectors after GDT loaded.
[mirror_edk2.git] / UefiCpuPkg / Universal / Acpi / S3Resume2Pei / S3Resume.c
1 /** @file
2 This module produces the EFI_PEI_S3_RESUME_PPI.
3 This module works with StandAloneBootScriptExecutor to S3 resume to OS.
4 This module will excute the boot script saved during last boot and after that,
5 control is passed to OS waking up handler.
6
7 Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>
8
9 This program and the accompanying materials
10 are licensed and made available under the terms and conditions
11 of the BSD License which accompanies this distribution. The
12 full text of the license may be found at
13 http://opensource.org/licenses/bsd-license.php
14
15 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
16 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
17
18 **/
19
20 #include <PiPei.h>
21
22 #include <Guid/AcpiS3Context.h>
23 #include <Guid/BootScriptExecutorVariable.h>
24 #include <Guid/Performance.h>
25 #include <Ppi/ReadOnlyVariable2.h>
26 #include <Ppi/S3Resume2.h>
27 #include <Ppi/SmmAccess.h>
28 #include <Ppi/PostBootScriptTable.h>
29 #include <Ppi/EndOfPeiPhase.h>
30
31 #include <Library/DebugLib.h>
32 #include <Library/BaseLib.h>
33 #include <Library/TimerLib.h>
34 #include <Library/PeimEntryPoint.h>
35 #include <Library/PeiServicesLib.h>
36 #include <Library/HobLib.h>
37 #include <Library/PerformanceLib.h>
38 #include <Library/PeiServicesTablePointerLib.h>
39 #include <Library/IoLib.h>
40 #include <Library/BaseMemoryLib.h>
41 #include <Library/MemoryAllocationLib.h>
42 #include <Library/PcdLib.h>
43 #include <Library/DebugAgentLib.h>
44 #include <Library/LocalApicLib.h>
45 #include <Library/ReportStatusCodeLib.h>
46 #include <Library/PrintLib.h>
47 #include <Library/HobLib.h>
48 #include <Library/LockBoxLib.h>
49 #include <IndustryStandard/Acpi.h>
50
51 #pragma pack(1)
52 typedef union {
53 struct {
54 UINT32 LimitLow : 16;
55 UINT32 BaseLow : 16;
56 UINT32 BaseMid : 8;
57 UINT32 Type : 4;
58 UINT32 System : 1;
59 UINT32 Dpl : 2;
60 UINT32 Present : 1;
61 UINT32 LimitHigh : 4;
62 UINT32 Software : 1;
63 UINT32 Reserved : 1;
64 UINT32 DefaultSize : 1;
65 UINT32 Granularity : 1;
66 UINT32 BaseHigh : 8;
67 } Bits;
68 UINT64 Uint64;
69 } IA32_GDT;
70
71 //
72 // Page-Map Level-4 Offset (PML4) and
73 // Page-Directory-Pointer Offset (PDPE) entries 4K & 2MB
74 //
75 typedef union {
76 struct {
77 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory
78 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write
79 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User
80 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching
81 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached
82 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)
83 UINT64 Reserved:1; // Reserved
84 UINT64 MustBeZero:2; // Must Be Zero
85 UINT64 Available:3; // Available for use by system software
86 UINT64 PageTableBaseAddress:40; // Page Table Base Address
87 UINT64 AvabilableHigh:11; // Available for use by system software
88 UINT64 Nx:1; // No Execute bit
89 } Bits;
90 UINT64 Uint64;
91 } PAGE_MAP_AND_DIRECTORY_POINTER;
92
93 //
94 // Page Table Entry 2MB
95 //
96 typedef union {
97 struct {
98 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory
99 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write
100 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User
101 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching
102 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached
103 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)
104 UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page
105 UINT64 MustBe1:1; // Must be 1
106 UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write
107 UINT64 Available:3; // Available for use by system software
108 UINT64 PAT:1; //
109 UINT64 MustBeZero:8; // Must be zero;
110 UINT64 PageTableBaseAddress:31; // Page Table Base Address
111 UINT64 AvabilableHigh:11; // Available for use by system software
112 UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution
113 } Bits;
114 UINT64 Uint64;
115 } PAGE_TABLE_ENTRY;
116
117 //
118 // Page Table Entry 1GB
119 //
120 typedef union {
121 struct {
122 UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory
123 UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write
124 UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User
125 UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching
126 UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached
127 UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)
128 UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page
129 UINT64 MustBe1:1; // Must be 1
130 UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write
131 UINT64 Available:3; // Available for use by system software
132 UINT64 PAT:1; //
133 UINT64 MustBeZero:17; // Must be zero;
134 UINT64 PageTableBaseAddress:22; // Page Table Base Address
135 UINT64 AvabilableHigh:11; // Available for use by system software
136 UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution
137 } Bits;
138 UINT64 Uint64;
139 } PAGE_TABLE_1G_ENTRY;
140
141 #pragma pack()
142
143 //
144 // Function prototypes
145 //
146 /**
147 a ASM function to transfer control to OS.
148
149 @param S3WakingVector The S3 waking up vector saved in ACPI Facs table
150 @param AcpiLowMemoryBase a buffer under 1M which could be used during the transfer
151 **/
152 typedef
153 VOID
154 (EFIAPI *ASM_TRANSFER_CONTROL) (
155 IN UINT32 S3WakingVector,
156 IN UINT32 AcpiLowMemoryBase
157 );
158
159 /**
160 Restores the platform to its preboot configuration for an S3 resume and
161 jumps to the OS waking vector.
162
163 This function will restore the platform to its pre-boot configuration that was
164 pre-stored in the boot script table and transfer control to OS waking vector.
165 Upon invocation, this function is responsible for locating the following
166 information before jumping to OS waking vector:
167 - ACPI tables
168 - boot script table
169 - any other information that it needs
170
171 The S3RestoreConfig() function then executes the pre-stored boot script table
172 and transitions the platform to the pre-boot state. The boot script is recorded
173 during regular boot using the EFI_S3_SAVE_STATE_PROTOCOL.Write() and
174 EFI_S3_SMM_SAVE_STATE_PROTOCOL.Write() functions. Finally, this function
175 transfers control to the OS waking vector. If the OS supports only a real-mode
176 waking vector, this function will switch from flat mode to real mode before
177 jumping to the waking vector. If all platform pre-boot configurations are
178 successfully restored and all other necessary information is ready, this
179 function will never return and instead will directly jump to the OS waking
180 vector. If this function returns, it indicates that the attempt to resume
181 from the ACPI S3 sleep state failed.
182
183 @param[in] This Pointer to this instance of the PEI_S3_RESUME_PPI
184
185 @retval EFI_ABORTED Execution of the S3 resume boot script table failed.
186 @retval EFI_NOT_FOUND Some necessary information that is used for the S3
187 resume boot path could not be located.
188
189 **/
190 EFI_STATUS
191 EFIAPI
192 S3RestoreConfig2 (
193 IN EFI_PEI_S3_RESUME2_PPI *This
194 );
195
196 /**
197 Set data segment selectors value including DS/ES/FS/GS/SS.
198
199 @param[in] SelectorValue Segment selector value to be set.
200
201 **/
202 VOID
203 EFIAPI
204 AsmSetDataSelectors (
205 IN UINT16 SelectorValue
206 );
207
208 //
209 // Globals
210 //
211 EFI_PEI_S3_RESUME2_PPI mS3ResumePpi = { S3RestoreConfig2 };
212
213 EFI_PEI_PPI_DESCRIPTOR mPpiList = {
214 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
215 &gEfiPeiS3Resume2PpiGuid,
216 &mS3ResumePpi
217 };
218
219 EFI_PEI_PPI_DESCRIPTOR mPpiListPostScriptTable = {
220 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
221 &gPeiPostScriptTablePpiGuid,
222 0
223 };
224
225 EFI_PEI_PPI_DESCRIPTOR mPpiListEndOfPeiTable = {
226 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
227 &gEfiEndOfPeiSignalPpiGuid,
228 0
229 };
230
231 //
232 // Global Descriptor Table (GDT)
233 //
234 GLOBAL_REMOVE_IF_UNREFERENCED IA32_GDT mGdtEntries[] = {
235 /* selector { Global Segment Descriptor } */
236 /* 0x00 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},
237 /* 0x08 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},
238 /* 0x10 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},
239 /* 0x18 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},
240 /* 0x20 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},
241 /* 0x28 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},
242 /* 0x30 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},
243 /* 0x38 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 1, 0, 1, 0}},
244 /* 0x40 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},
245 };
246
247 #define DATA_SEGEMENT_SELECTOR 0x18
248
249 //
250 // IA32 Gdt register
251 //
252 GLOBAL_REMOVE_IF_UNREFERENCED CONST IA32_DESCRIPTOR mGdt = {
253 sizeof (mGdtEntries) - 1,
254 (UINTN) mGdtEntries
255 };
256
257 /**
258 Performance measure function to get S3 detailed performance data.
259
260 This function will getS3 detailed performance data and saved in pre-reserved ACPI memory.
261 **/
262 VOID
263 WriteToOsS3PerformanceData (
264 VOID
265 )
266 {
267 EFI_STATUS Status;
268 EFI_PHYSICAL_ADDRESS mAcpiLowMemoryBase;
269 PERF_HEADER *PerfHeader;
270 PERF_DATA *PerfData;
271 UINT64 Ticker;
272 UINTN Index;
273 EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices;
274 UINTN VarSize;
275 UINTN LogEntryKey;
276 CONST VOID *Handle;
277 CONST CHAR8 *Token;
278 CONST CHAR8 *Module;
279 UINT64 StartTicker;
280 UINT64 EndTicker;
281 UINT64 StartValue;
282 UINT64 EndValue;
283 BOOLEAN CountUp;
284 UINT64 Freq;
285
286 //
287 // Retrive time stamp count as early as possilbe
288 //
289 Ticker = GetPerformanceCounter ();
290
291 Freq = GetPerformanceCounterProperties (&StartValue, &EndValue);
292
293 Freq = DivU64x32 (Freq, 1000);
294
295 Status = PeiServicesLocatePpi (
296 &gEfiPeiReadOnlyVariable2PpiGuid,
297 0,
298 NULL,
299 (VOID **) &VariableServices
300 );
301 if (EFI_ERROR (Status)) {
302 return;
303 }
304
305 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);
306 Status = VariableServices->GetVariable (
307 VariableServices,
308 L"PerfDataMemAddr",
309 &gPerformanceProtocolGuid,
310 NULL,
311 &VarSize,
312 &mAcpiLowMemoryBase
313 );
314 if (EFI_ERROR (Status)) {
315 DEBUG ((EFI_D_ERROR, "Fail to retrieve variable to log S3 performance data \n"));
316 return;
317 }
318
319 PerfHeader = (PERF_HEADER *) (UINTN) mAcpiLowMemoryBase;
320
321 if (PerfHeader->Signiture != PERFORMANCE_SIGNATURE) {
322 DEBUG ((EFI_D_ERROR, "Performance data in ACPI memory get corrupted! \n"));
323 return;
324 }
325
326 //
327 // Record total S3 resume time.
328 //
329 if (EndValue >= StartValue) {
330 PerfHeader->S3Resume = Ticker - StartValue;
331 CountUp = TRUE;
332 } else {
333 PerfHeader->S3Resume = StartValue - Ticker;
334 CountUp = FALSE;
335 }
336
337 //
338 // Get S3 detailed performance data
339 //
340 Index = 0;
341 LogEntryKey = 0;
342 while ((LogEntryKey = GetPerformanceMeasurement (
343 LogEntryKey,
344 &Handle,
345 &Token,
346 &Module,
347 &StartTicker,
348 &EndTicker)) != 0) {
349 if (EndTicker != 0) {
350 PerfData = &PerfHeader->S3Entry[Index];
351
352 //
353 // Use File Handle to specify the different performance log for PEIM.
354 // File Handle is the base address of PEIM FFS file.
355 //
356 if ((AsciiStrnCmp (Token, "PEIM", PEI_PERFORMANCE_STRING_SIZE) == 0) && (Handle != NULL)) {
357 AsciiSPrint (PerfData->Token, PERF_TOKEN_LENGTH, "0x%11p", Handle);
358 } else {
359 AsciiStrnCpy (PerfData->Token, Token, PERF_TOKEN_LENGTH);
360 }
361 if (StartTicker == 1) {
362 StartTicker = StartValue;
363 }
364 if (EndTicker == 1) {
365 EndTicker = StartValue;
366 }
367 Ticker = CountUp? (EndTicker - StartTicker) : (StartTicker - EndTicker);
368 PerfData->Duration = (UINT32) DivU64x32 (Ticker, (UINT32) Freq);
369
370 //
371 // Only Record > 1ms performance data so that more big performance can be recorded.
372 //
373 if ((Ticker > Freq) && (++Index >= PERF_PEI_ENTRY_MAX_NUM)) {
374 //
375 // Reach the maximum number of PEI performance log entries.
376 //
377 break;
378 }
379 }
380 }
381 PerfHeader->S3EntryNum = (UINT32) Index;
382 }
383
384 /**
385 The function will check if current waking vector is long mode.
386
387 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT
388
389 @retval TRUE Current context need long mode waking vector.
390 @retval FALSE Current context need not long mode waking vector.
391 **/
392 BOOLEAN
393 IsLongModeWakingVector (
394 IN ACPI_S3_CONTEXT *AcpiS3Context
395 )
396 {
397 EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *Facs;
398
399 Facs = (EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable));
400 if ((Facs == NULL) ||
401 (Facs->Signature != EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE) ||
402 ((Facs->FirmwareWakingVector == 0) && (Facs->XFirmwareWakingVector == 0)) ) {
403 // Something wrong with FACS
404 return FALSE;
405 }
406 if (Facs->XFirmwareWakingVector != 0) {
407 if ((Facs->Version == EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION) &&
408 ((Facs->Flags & EFI_ACPI_4_0_64BIT_WAKE_SUPPORTED_F) != 0) &&
409 ((Facs->Flags & EFI_ACPI_4_0_OSPM_64BIT_WAKE__F) != 0)) {
410 // Both BIOS and OS wants 64bit vector
411 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
412 return TRUE;
413 }
414 }
415 }
416 return FALSE;
417 }
418
419 /**
420 Jump to OS waking vector.
421 The function will install boot script done PPI, report S3 resume status code, and then jump to OS waking vector.
422
423 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT
424 @param PeiS3ResumeState a pointer to a structure of PEI_S3_RESUME_STATE
425 **/
426 VOID
427 EFIAPI
428 S3ResumeBootOs (
429 IN ACPI_S3_CONTEXT *AcpiS3Context,
430 IN PEI_S3_RESUME_STATE *PeiS3ResumeState
431 )
432 {
433 EFI_STATUS Status;
434 EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *Facs;
435 ASM_TRANSFER_CONTROL AsmTransferControl;
436 UINTN TempStackTop;
437 UINTN TempStack[0x10];
438
439 //
440 // Restore IDT
441 //
442 AsmWriteIdtr (&PeiS3ResumeState->Idtr);
443
444 PERF_END (NULL, "ScriptExec", NULL, 0);
445
446 //
447 // Install BootScriptDonePpi
448 //
449 Status = PeiServicesInstallPpi (&mPpiListPostScriptTable);
450 ASSERT_EFI_ERROR (Status);
451
452 //
453 // Get ACPI Table Address
454 //
455 Facs = (EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable));
456
457 if ((Facs == NULL) ||
458 (Facs->Signature != EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE) ||
459 ((Facs->FirmwareWakingVector == 0) && (Facs->XFirmwareWakingVector == 0)) ) {
460 CpuDeadLoop ();
461 return ;
462 }
463
464 //
465 // Install EndOfPeiPpi
466 //
467 Status = PeiServicesInstallPpi (&mPpiListEndOfPeiTable);
468 ASSERT_EFI_ERROR (Status);
469
470 //
471 // report status code on S3 resume
472 //
473 REPORT_STATUS_CODE (EFI_PROGRESS_CODE, EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEI_PC_OS_WAKE);
474
475 PERF_CODE (
476 WriteToOsS3PerformanceData ();
477 );
478
479 AsmTransferControl = (ASM_TRANSFER_CONTROL)(UINTN)PeiS3ResumeState->AsmTransferControl;
480 if (Facs->XFirmwareWakingVector != 0) {
481 //
482 // Switch to native waking vector
483 //
484 TempStackTop = (UINTN)&TempStack + sizeof(TempStack);
485 if ((Facs->Version == EFI_ACPI_4_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION) &&
486 ((Facs->Flags & EFI_ACPI_4_0_64BIT_WAKE_SUPPORTED_F) != 0) &&
487 ((Facs->Flags & EFI_ACPI_4_0_OSPM_64BIT_WAKE__F) != 0)) {
488 //
489 // X64 long mode waking vector
490 //
491 DEBUG (( EFI_D_ERROR, "Transfer to 64bit OS waking vector - %x\r\n", (UINTN)Facs->XFirmwareWakingVector));
492 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
493 AsmEnablePaging64 (
494 0x38,
495 Facs->XFirmwareWakingVector,
496 0,
497 0,
498 (UINT64)(UINTN)TempStackTop
499 );
500 } else {
501 DEBUG (( EFI_D_ERROR, "Unsupported for 32bit DXE transfer to 64bit OS waking vector!\r\n"));
502 ASSERT (FALSE);
503 }
504 } else {
505 //
506 // IA32 protected mode waking vector (Page disabled)
507 //
508 DEBUG (( EFI_D_ERROR, "Transfer to 32bit OS waking vector - %x\r\n", (UINTN)Facs->XFirmwareWakingVector));
509 SwitchStack (
510 (SWITCH_STACK_ENTRY_POINT) (UINTN) Facs->XFirmwareWakingVector,
511 NULL,
512 NULL,
513 (VOID *)(UINTN)TempStackTop
514 );
515 }
516 } else {
517 //
518 // 16bit Realmode waking vector
519 //
520 DEBUG (( EFI_D_ERROR, "Transfer to 16bit OS waking vector - %x\r\n", (UINTN)Facs->FirmwareWakingVector));
521 AsmTransferControl (Facs->FirmwareWakingVector, 0x0);
522 }
523
524 //
525 // Never run to here
526 //
527 CpuDeadLoop();
528 }
529
530 /**
531 Restore S3 page table because we do not trust ACPINvs content.
532 If BootScriptExector driver will not run in 64-bit mode, this function will do nothing.
533
534 @param S3NvsPageTableAddress PageTableAddress in ACPINvs
535 @param Build4GPageTableOnly If BIOS just build 4G page table only
536 **/
537 VOID
538 RestoreS3PageTables (
539 IN UINTN S3NvsPageTableAddress,
540 IN BOOLEAN Build4GPageTableOnly
541 )
542 {
543 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
544 UINT32 RegEax;
545 UINT32 RegEdx;
546 UINT8 PhysicalAddressBits;
547 EFI_PHYSICAL_ADDRESS PageAddress;
548 UINTN IndexOfPml4Entries;
549 UINTN IndexOfPdpEntries;
550 UINTN IndexOfPageDirectoryEntries;
551 UINT32 NumberOfPml4EntriesNeeded;
552 UINT32 NumberOfPdpEntriesNeeded;
553 PAGE_MAP_AND_DIRECTORY_POINTER *PageMapLevel4Entry;
554 PAGE_MAP_AND_DIRECTORY_POINTER *PageMap;
555 PAGE_MAP_AND_DIRECTORY_POINTER *PageDirectoryPointerEntry;
556 PAGE_TABLE_ENTRY *PageDirectoryEntry;
557 VOID *Hob;
558 BOOLEAN Page1GSupport;
559 PAGE_TABLE_1G_ENTRY *PageDirectory1GEntry;
560
561 //
562 // NOTE: We have to ASSUME the page table generation format, because we do not know whole page table information.
563 // The whole page table is too large to be saved in SMRAM.
564 //
565 // The assumption is : whole page table is allocated in CONTINOUS memory and CR3 points to TOP page.
566 //
567 DEBUG ((EFI_D_ERROR, "S3NvsPageTableAddress - %x (%x)\n", (UINTN)S3NvsPageTableAddress, (UINTN)Build4GPageTableOnly));
568
569 //
570 // By architecture only one PageMapLevel4 exists - so lets allocate storgage for it.
571 //
572 PageMap = (PAGE_MAP_AND_DIRECTORY_POINTER *)S3NvsPageTableAddress;
573 S3NvsPageTableAddress += SIZE_4KB;
574
575 Page1GSupport = FALSE;
576 if (PcdGetBool(PcdUse1GPageTable)) {
577 AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);
578 if (RegEax >= 0x80000001) {
579 AsmCpuid (0x80000001, NULL, NULL, NULL, &RegEdx);
580 if ((RegEdx & BIT26) != 0) {
581 Page1GSupport = TRUE;
582 }
583 }
584 }
585
586 //
587 // Get physical address bits supported.
588 //
589 Hob = GetFirstHob (EFI_HOB_TYPE_CPU);
590 if (Hob != NULL) {
591 PhysicalAddressBits = ((EFI_HOB_CPU *) Hob)->SizeOfMemorySpace;
592 } else {
593 AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);
594 if (RegEax >= 0x80000008) {
595 AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);
596 PhysicalAddressBits = (UINT8) RegEax;
597 } else {
598 PhysicalAddressBits = 36;
599 }
600 }
601
602 //
603 // IA-32e paging translates 48-bit linear addresses to 52-bit physical addresses.
604 //
605 ASSERT (PhysicalAddressBits <= 52);
606 if (PhysicalAddressBits > 48) {
607 PhysicalAddressBits = 48;
608 }
609
610 //
611 // NOTE: In order to save time to create full page table, we just create 4G page table by default.
612 // And let PF handler in BootScript driver to create more on request.
613 //
614 if (Build4GPageTableOnly) {
615 PhysicalAddressBits = 32;
616 ZeroMem (PageMap, EFI_PAGES_TO_SIZE(2));
617 }
618 //
619 // Calculate the table entries needed.
620 //
621 if (PhysicalAddressBits <= 39) {
622 NumberOfPml4EntriesNeeded = 1;
623 NumberOfPdpEntriesNeeded = (UINT32)LShiftU64 (1, (PhysicalAddressBits - 30));
624 } else {
625 NumberOfPml4EntriesNeeded = (UINT32)LShiftU64 (1, (PhysicalAddressBits - 39));
626 NumberOfPdpEntriesNeeded = 512;
627 }
628
629 PageMapLevel4Entry = PageMap;
630 PageAddress = 0;
631 for (IndexOfPml4Entries = 0; IndexOfPml4Entries < NumberOfPml4EntriesNeeded; IndexOfPml4Entries++, PageMapLevel4Entry++) {
632 //
633 // Each PML4 entry points to a page of Page Directory Pointer entires.
634 // So lets allocate space for them and fill them in in the IndexOfPdpEntries loop.
635 //
636 PageDirectoryPointerEntry = (PAGE_MAP_AND_DIRECTORY_POINTER *)S3NvsPageTableAddress;
637 S3NvsPageTableAddress += SIZE_4KB;
638
639 //
640 // Make a PML4 Entry
641 //
642 PageMapLevel4Entry->Uint64 = (UINT64)(UINTN)PageDirectoryPointerEntry;
643 PageMapLevel4Entry->Bits.ReadWrite = 1;
644 PageMapLevel4Entry->Bits.Present = 1;
645
646 if (Page1GSupport) {
647 PageDirectory1GEntry = (VOID *) PageDirectoryPointerEntry;
648
649 for (IndexOfPageDirectoryEntries = 0; IndexOfPageDirectoryEntries < 512; IndexOfPageDirectoryEntries++, PageDirectory1GEntry++, PageAddress += SIZE_1GB) {
650 //
651 // Fill in the Page Directory entries
652 //
653 PageDirectory1GEntry->Uint64 = (UINT64)PageAddress;
654 PageDirectory1GEntry->Bits.ReadWrite = 1;
655 PageDirectory1GEntry->Bits.Present = 1;
656 PageDirectory1GEntry->Bits.MustBe1 = 1;
657 }
658 } else {
659 for (IndexOfPdpEntries = 0; IndexOfPdpEntries < NumberOfPdpEntriesNeeded; IndexOfPdpEntries++, PageDirectoryPointerEntry++) {
660 //
661 // Each Directory Pointer entries points to a page of Page Directory entires.
662 // So allocate space for them and fill them in in the IndexOfPageDirectoryEntries loop.
663 //
664 PageDirectoryEntry = (PAGE_TABLE_ENTRY *)S3NvsPageTableAddress;
665 S3NvsPageTableAddress += SIZE_4KB;
666
667 //
668 // Fill in a Page Directory Pointer Entries
669 //
670 PageDirectoryPointerEntry->Uint64 = (UINT64)(UINTN)PageDirectoryEntry;
671 PageDirectoryPointerEntry->Bits.ReadWrite = 1;
672 PageDirectoryPointerEntry->Bits.Present = 1;
673
674 for (IndexOfPageDirectoryEntries = 0; IndexOfPageDirectoryEntries < 512; IndexOfPageDirectoryEntries++, PageDirectoryEntry++, PageAddress += SIZE_2MB) {
675 //
676 // Fill in the Page Directory entries
677 //
678 PageDirectoryEntry->Uint64 = (UINT64)PageAddress;
679 PageDirectoryEntry->Bits.ReadWrite = 1;
680 PageDirectoryEntry->Bits.Present = 1;
681 PageDirectoryEntry->Bits.MustBe1 = 1;
682 }
683 }
684 }
685 }
686 return ;
687 } else {
688 //
689 // If DXE is running 32-bit mode, no need to establish page table.
690 //
691 return ;
692 }
693 }
694
695 /**
696 Jump to boot script executor driver.
697
698 The function will close and lock SMRAM and then jump to boot script execute driver to executing S3 boot script table.
699
700 @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT
701 @param EfiBootScriptExecutorVariable The function entry to executing S3 boot Script table. This function is build in
702 boot script execute driver
703 **/
704 VOID
705 EFIAPI
706 S3ResumeExecuteBootScript (
707 IN ACPI_S3_CONTEXT *AcpiS3Context,
708 IN BOOT_SCRIPT_EXECUTOR_VARIABLE *EfiBootScriptExecutorVariable
709 )
710 {
711 EFI_STATUS Status;
712 PEI_SMM_ACCESS_PPI *SmmAccess;
713 UINTN Index;
714 VOID *GuidHob;
715 IA32_DESCRIPTOR *IdtDescriptor;
716 VOID *IdtBuffer;
717 PEI_S3_RESUME_STATE *PeiS3ResumeState;
718 BOOLEAN InterruptStatus;
719
720 DEBUG ((EFI_D_ERROR, "S3ResumeExecuteBootScript()\n"));
721
722 //
723 // Attempt to use content from SMRAM first
724 //
725 GuidHob = GetFirstGuidHob (&gEfiAcpiVariableGuid);
726 if (GuidHob != NULL) {
727 //
728 // Last step for SMM - send SMI for initialization
729 //
730
731 //
732 // Send SMI to APs
733 //
734 SendSmiIpiAllExcludingSelf ();
735 //
736 // Send SMI to BSP
737 //
738 SendSmiIpi (GetApicId ());
739
740 Status = PeiServicesLocatePpi (
741 &gPeiSmmAccessPpiGuid,
742 0,
743 NULL,
744 (VOID **) &SmmAccess
745 );
746 if (!EFI_ERROR (Status)) {
747 DEBUG ((EFI_D_ERROR, "Close all SMRAM regions before executing boot script\n"));
748
749 for (Index = 0, Status = EFI_SUCCESS; !EFI_ERROR (Status); Index++) {
750 Status = SmmAccess->Close ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);
751 }
752
753 DEBUG ((EFI_D_ERROR, "Lock all SMRAM regions before executing boot script\n"));
754
755 for (Index = 0, Status = EFI_SUCCESS; !EFI_ERROR (Status); Index++) {
756 Status = SmmAccess->Lock ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);
757 }
758 }
759 }
760
761 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
762 AsmWriteCr3 ((UINTN)AcpiS3Context->S3NvsPageTableAddress);
763 }
764
765 if (FeaturePcdGet (PcdFrameworkCompatibilitySupport)) {
766 //
767 // On some platform, such as ECP, a dispatch node in boot script table may execute a 32-bit PEIM which may need PeiServices
768 // pointer. So PeiServices need preserve in (IDTBase- sizeof (UINTN)).
769 //
770 IdtDescriptor = (IA32_DESCRIPTOR *) (UINTN) (AcpiS3Context->IdtrProfile);
771 //
772 // Make sure the newly allcated IDT align with 16-bytes
773 //
774 IdtBuffer = AllocatePages (EFI_SIZE_TO_PAGES((IdtDescriptor->Limit + 1) + 16));
775 ASSERT (IdtBuffer != NULL);
776 //
777 // Additional 16 bytes allocated to save IA32 IDT descriptor and Pei Service Table Pointer
778 // IA32 IDT descriptor will be used to setup IA32 IDT table for 32-bit Framework Boot Script code
779 //
780 ZeroMem (IdtBuffer, 16);
781 AsmReadIdtr ((IA32_DESCRIPTOR *)IdtBuffer);
782 CopyMem ((VOID*)((UINT8*)IdtBuffer + 16),(VOID*)(IdtDescriptor->Base), (IdtDescriptor->Limit + 1));
783 IdtDescriptor->Base = (UINTN)((UINT8*)IdtBuffer + 16);
784 *(UINTN*)(IdtDescriptor->Base - sizeof(UINTN)) = (UINTN)GetPeiServicesTablePointer ();
785 }
786
787 InterruptStatus = SaveAndDisableInterrupts ();
788 //
789 // Need to make sure the GDT is loaded with values that support long mode and real mode.
790 //
791 AsmWriteGdtr (&mGdt);
792 //
793 // update segment selectors per the new GDT.
794 //
795 AsmSetDataSelectors (DATA_SEGEMENT_SELECTOR);
796 //
797 // Restore interrupt state.
798 //
799 SetInterruptState (InterruptStatus);
800
801 //
802 // Prepare data for return back
803 //
804 PeiS3ResumeState = AllocatePool (sizeof(*PeiS3ResumeState));
805 ASSERT (PeiS3ResumeState != NULL);
806 DEBUG (( EFI_D_ERROR, "PeiS3ResumeState - %x\r\n", PeiS3ResumeState));
807 PeiS3ResumeState->ReturnCs = 0x10;
808 PeiS3ResumeState->ReturnEntryPoint = (EFI_PHYSICAL_ADDRESS)(UINTN)S3ResumeBootOs;
809 PeiS3ResumeState->ReturnStackPointer = (EFI_PHYSICAL_ADDRESS)(UINTN)&Status;
810 //
811 // Save IDT
812 //
813 AsmReadIdtr (&PeiS3ResumeState->Idtr);
814
815 PERF_START (NULL, "ScriptExec", NULL, 0);
816
817 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
818 //
819 // X64 S3 Resume
820 //
821 DEBUG (( EFI_D_ERROR, "Enable X64 and transfer control to Standalone Boot Script Executor\r\n"));
822
823 //
824 // Switch to long mode to complete resume.
825 //
826 AsmEnablePaging64 (
827 0x38,
828 EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint,
829 (UINT64)(UINTN)AcpiS3Context,
830 (UINT64)(UINTN)PeiS3ResumeState,
831 (UINT64)(UINTN)(AcpiS3Context->BootScriptStackBase + AcpiS3Context->BootScriptStackSize)
832 );
833 } else {
834 //
835 // IA32 S3 Resume
836 //
837 DEBUG (( EFI_D_ERROR, "transfer control to Standalone Boot Script Executor\r\n"));
838 SwitchStack (
839 (SWITCH_STACK_ENTRY_POINT) (UINTN) EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint,
840 (VOID *)AcpiS3Context,
841 (VOID *)PeiS3ResumeState,
842 (VOID *)(UINTN)(AcpiS3Context->BootScriptStackBase + AcpiS3Context->BootScriptStackSize)
843 );
844 }
845
846 //
847 // Never run to here
848 //
849 CpuDeadLoop();
850 }
851 /**
852 Restores the platform to its preboot configuration for an S3 resume and
853 jumps to the OS waking vector.
854
855 This function will restore the platform to its pre-boot configuration that was
856 pre-stored in the boot script table and transfer control to OS waking vector.
857 Upon invocation, this function is responsible for locating the following
858 information before jumping to OS waking vector:
859 - ACPI tables
860 - boot script table
861 - any other information that it needs
862
863 The S3RestoreConfig() function then executes the pre-stored boot script table
864 and transitions the platform to the pre-boot state. The boot script is recorded
865 during regular boot using the EFI_S3_SAVE_STATE_PROTOCOL.Write() and
866 EFI_S3_SMM_SAVE_STATE_PROTOCOL.Write() functions. Finally, this function
867 transfers control to the OS waking vector. If the OS supports only a real-mode
868 waking vector, this function will switch from flat mode to real mode before
869 jumping to the waking vector. If all platform pre-boot configurations are
870 successfully restored and all other necessary information is ready, this
871 function will never return and instead will directly jump to the OS waking
872 vector. If this function returns, it indicates that the attempt to resume
873 from the ACPI S3 sleep state failed.
874
875 @param[in] This Pointer to this instance of the PEI_S3_RESUME_PPI
876
877 @retval EFI_ABORTED Execution of the S3 resume boot script table failed.
878 @retval EFI_NOT_FOUND Some necessary information that is used for the S3
879 resume boot path could not be located.
880
881 **/
882 EFI_STATUS
883 EFIAPI
884 S3RestoreConfig2 (
885 IN EFI_PEI_S3_RESUME2_PPI *This
886 )
887 {
888 EFI_STATUS Status;
889 PEI_SMM_ACCESS_PPI *SmmAccess;
890 UINTN Index;
891 ACPI_S3_CONTEXT *AcpiS3Context;
892 EFI_PHYSICAL_ADDRESS TempEfiBootScriptExecutorVariable;
893 EFI_PHYSICAL_ADDRESS TempAcpiS3Context;
894 BOOT_SCRIPT_EXECUTOR_VARIABLE *EfiBootScriptExecutorVariable;
895 UINTN VarSize;
896 EFI_SMRAM_DESCRIPTOR *SmramDescriptor;
897 SMM_S3_RESUME_STATE *SmmS3ResumeState;
898 VOID *GuidHob;
899 BOOLEAN Build4GPageTableOnly;
900 BOOLEAN InterruptStatus;
901
902 TempAcpiS3Context = 0;
903 TempEfiBootScriptExecutorVariable = 0;
904
905 DEBUG ((EFI_D_ERROR, "Enter S3 PEIM\r\n"));
906
907 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);
908 Status = RestoreLockBox (
909 &gEfiAcpiVariableGuid,
910 &TempAcpiS3Context,
911 &VarSize
912 );
913 ASSERT_EFI_ERROR (Status);
914
915 Status = RestoreLockBox (
916 &gEfiAcpiS3ContextGuid,
917 NULL,
918 NULL
919 );
920 ASSERT_EFI_ERROR (Status);
921
922 AcpiS3Context = (ACPI_S3_CONTEXT *)(UINTN)TempAcpiS3Context;
923 ASSERT (AcpiS3Context != NULL);
924
925 VarSize = sizeof (EFI_PHYSICAL_ADDRESS);
926 Status = RestoreLockBox (
927 &gEfiBootScriptExecutorVariableGuid,
928 &TempEfiBootScriptExecutorVariable,
929 &VarSize
930 );
931 ASSERT_EFI_ERROR (Status);
932
933 Status = RestoreLockBox (
934 &gEfiBootScriptExecutorContextGuid,
935 NULL,
936 NULL
937 );
938 ASSERT_EFI_ERROR (Status);
939
940 EfiBootScriptExecutorVariable = (BOOT_SCRIPT_EXECUTOR_VARIABLE *) (UINTN) TempEfiBootScriptExecutorVariable;
941 ASSERT (EfiBootScriptExecutorVariable != NULL);
942
943 DEBUG (( EFI_D_ERROR, "AcpiS3Context = %x\n", AcpiS3Context));
944 DEBUG (( EFI_D_ERROR, "Waking Vector = %x\n", ((EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE *) ((UINTN) (AcpiS3Context->AcpiFacsTable)))->FirmwareWakingVector));
945 DEBUG (( EFI_D_ERROR, "AcpiS3Context->AcpiFacsTable = %x\n", AcpiS3Context->AcpiFacsTable));
946 DEBUG (( EFI_D_ERROR, "AcpiS3Context->S3NvsPageTableAddress = %x\n", AcpiS3Context->S3NvsPageTableAddress));
947 DEBUG (( EFI_D_ERROR, "AcpiS3Context->S3DebugBufferAddress = %x\n", AcpiS3Context->S3DebugBufferAddress));
948 DEBUG (( EFI_D_ERROR, "EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint = %x\n", EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint));
949
950 //
951 // Additional step for BootScript integrity - we only handle BootScript and BootScriptExecutor.
952 // Script dispatch image and context (parameter) are handled by platform.
953 // We just use restore all lock box in place, no need restore one by one.
954 //
955 Status = RestoreAllLockBoxInPlace ();
956 ASSERT_EFI_ERROR (Status);
957 if (EFI_ERROR (Status)) {
958 // Something wrong
959 CpuDeadLoop ();
960 }
961
962 if (FeaturePcdGet (PcdDxeIplSwitchToLongMode)) {
963 //
964 // Need reconstruct page table here, since we do not trust ACPINvs.
965 //
966 if (IsLongModeWakingVector (AcpiS3Context)) {
967 Build4GPageTableOnly = FALSE;
968 } else {
969 Build4GPageTableOnly = TRUE;
970 }
971 RestoreS3PageTables ((UINTN)AcpiS3Context->S3NvsPageTableAddress, Build4GPageTableOnly);
972 }
973
974 //
975 // Attempt to use content from SMRAM first
976 //
977 GuidHob = GetFirstGuidHob (&gEfiAcpiVariableGuid);
978 if (GuidHob != NULL) {
979 Status = PeiServicesLocatePpi (
980 &gPeiSmmAccessPpiGuid,
981 0,
982 NULL,
983 (VOID **) &SmmAccess
984 );
985 for (Index = 0; !EFI_ERROR (Status); Index++) {
986 Status = SmmAccess->Open ((EFI_PEI_SERVICES **)GetPeiServicesTablePointer (), SmmAccess, Index);
987 }
988
989 SmramDescriptor = (EFI_SMRAM_DESCRIPTOR *) GET_GUID_HOB_DATA (GuidHob);
990 SmmS3ResumeState = (SMM_S3_RESUME_STATE *)(UINTN)SmramDescriptor->CpuStart;
991
992 SmmS3ResumeState->ReturnCs = AsmReadCs ();
993 SmmS3ResumeState->ReturnEntryPoint = (EFI_PHYSICAL_ADDRESS)(UINTN)S3ResumeExecuteBootScript;
994 SmmS3ResumeState->ReturnContext1 = (EFI_PHYSICAL_ADDRESS)(UINTN)AcpiS3Context;
995 SmmS3ResumeState->ReturnContext2 = (EFI_PHYSICAL_ADDRESS)(UINTN)EfiBootScriptExecutorVariable;
996 SmmS3ResumeState->ReturnStackPointer = (EFI_PHYSICAL_ADDRESS)(UINTN)&Status;
997
998 DEBUG (( EFI_D_ERROR, "SMM S3 Signature = %x\n", SmmS3ResumeState->Signature));
999 DEBUG (( EFI_D_ERROR, "SMM S3 Stack Base = %x\n", SmmS3ResumeState->SmmS3StackBase));
1000 DEBUG (( EFI_D_ERROR, "SMM S3 Stack Size = %x\n", SmmS3ResumeState->SmmS3StackSize));
1001 DEBUG (( EFI_D_ERROR, "SMM S3 Resume Entry Point = %x\n", SmmS3ResumeState->SmmS3ResumeEntryPoint));
1002 DEBUG (( EFI_D_ERROR, "SMM S3 CR0 = %x\n", SmmS3ResumeState->SmmS3Cr0));
1003 DEBUG (( EFI_D_ERROR, "SMM S3 CR3 = %x\n", SmmS3ResumeState->SmmS3Cr3));
1004 DEBUG (( EFI_D_ERROR, "SMM S3 CR4 = %x\n", SmmS3ResumeState->SmmS3Cr4));
1005 DEBUG (( EFI_D_ERROR, "SMM S3 Return CS = %x\n", SmmS3ResumeState->ReturnCs));
1006 DEBUG (( EFI_D_ERROR, "SMM S3 Return Entry Point = %x\n", SmmS3ResumeState->ReturnEntryPoint));
1007 DEBUG (( EFI_D_ERROR, "SMM S3 Return Context1 = %x\n", SmmS3ResumeState->ReturnContext1));
1008 DEBUG (( EFI_D_ERROR, "SMM S3 Return Context2 = %x\n", SmmS3ResumeState->ReturnContext2));
1009 DEBUG (( EFI_D_ERROR, "SMM S3 Return Stack Pointer = %x\n", SmmS3ResumeState->ReturnStackPointer));
1010 DEBUG (( EFI_D_ERROR, "SMM S3 Smst = %x\n", SmmS3ResumeState->Smst));
1011
1012 //
1013 // Disable interrupt of Debug timer.
1014 //
1015 SaveAndSetDebugTimerInterrupt (FALSE);
1016
1017 if (SmmS3ResumeState->Signature == SMM_S3_RESUME_SMM_32) {
1018 SwitchStack (
1019 (SWITCH_STACK_ENTRY_POINT)(UINTN)SmmS3ResumeState->SmmS3ResumeEntryPoint,
1020 (VOID *)AcpiS3Context,
1021 0,
1022 (VOID *)(UINTN)(SmmS3ResumeState->SmmS3StackBase + SmmS3ResumeState->SmmS3StackSize)
1023 );
1024 }
1025 if (SmmS3ResumeState->Signature == SMM_S3_RESUME_SMM_64) {
1026 //
1027 // Switch to long mode to complete resume.
1028 //
1029
1030 InterruptStatus = SaveAndDisableInterrupts ();
1031 //
1032 // Need to make sure the GDT is loaded with values that support long mode and real mode.
1033 //
1034 AsmWriteGdtr (&mGdt);
1035 //
1036 // update segment selectors per the new GDT.
1037 //
1038 AsmSetDataSelectors (DATA_SEGEMENT_SELECTOR);
1039 //
1040 // Restore interrupt state.
1041 //
1042 SetInterruptState (InterruptStatus);
1043
1044 AsmWriteCr3 ((UINTN)SmmS3ResumeState->SmmS3Cr3);
1045 AsmEnablePaging64 (
1046 0x38,
1047 SmmS3ResumeState->SmmS3ResumeEntryPoint,
1048 (UINT64)(UINTN)AcpiS3Context,
1049 0,
1050 SmmS3ResumeState->SmmS3StackBase + SmmS3ResumeState->SmmS3StackSize
1051 );
1052 }
1053
1054 }
1055
1056 S3ResumeExecuteBootScript (AcpiS3Context, EfiBootScriptExecutorVariable );
1057 return EFI_SUCCESS;
1058 }
1059 /**
1060 Main entry for S3 Resume PEIM.
1061
1062 This routine is to install EFI_PEI_S3_RESUME2_PPI.
1063
1064 @param FileHandle Handle of the file being invoked.
1065 @param PeiServices Pointer to PEI Services table.
1066
1067 @retval EFI_SUCCESS S3Resume Ppi is installed successfully.
1068
1069 **/
1070 EFI_STATUS
1071 EFIAPI
1072 PeimS3ResumeEntryPoint (
1073 IN EFI_PEI_FILE_HANDLE FileHandle,
1074 IN CONST EFI_PEI_SERVICES **PeiServices
1075 )
1076 {
1077 EFI_STATUS Status;
1078
1079 //
1080 // Install S3 Resume Ppi
1081 //
1082 Status = (**PeiServices).InstallPpi (PeiServices, &mPpiList);
1083 ASSERT_EFI_ERROR (Status);
1084
1085 return EFI_SUCCESS;
1086 }
1087