\r
@bug Fix text - doc as defined in MSFT EFI specification.\r
\r
- Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
+ Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
Portions copyright (c) 2011 - 2013, ARM Ltd. All rights reserved.<BR>\r
\r
This program and the accompanying materials are licensed and made available\r
//\r
// Support old names for backward compatible\r
//\r
-#define EFI_IMAGE_MACHINE_IA32 IMAGE_FILE_MACHINE_I386 \r
-#define EFI_IMAGE_MACHINE_IA64 IMAGE_FILE_MACHINE_IA64 \r
-#define EFI_IMAGE_MACHINE_IPF IMAGE_FILE_MACHINE_IA64 \r
-#define EFI_IMAGE_MACHINE_EBC IMAGE_FILE_MACHINE_EBC \r
+#define EFI_IMAGE_MACHINE_IA32 IMAGE_FILE_MACHINE_I386\r
+#define EFI_IMAGE_MACHINE_IA64 IMAGE_FILE_MACHINE_IA64\r
+#define EFI_IMAGE_MACHINE_IPF IMAGE_FILE_MACHINE_IA64\r
+#define EFI_IMAGE_MACHINE_EBC IMAGE_FILE_MACHINE_EBC\r
#define EFI_IMAGE_MACHINE_X64 IMAGE_FILE_MACHINE_X64\r
#define EFI_IMAGE_MACHINE_ARMT IMAGE_FILE_MACHINE_ARMT\r
#define EFI_IMAGE_MACHINE_AARCH64 IMAGE_FILE_MACHINE_ARM64\r
//\r
// x64 processor relocation types.\r
//\r
-#define IMAGE_REL_AMD64_ABSOLUTE 0x0000\r
-#define IMAGE_REL_AMD64_ADDR64 0x0001\r
-#define IMAGE_REL_AMD64_ADDR32 0x0002\r
-#define IMAGE_REL_AMD64_ADDR32NB 0x0003\r
-#define IMAGE_REL_AMD64_REL32 0x0004\r
-#define IMAGE_REL_AMD64_REL32_1 0x0005\r
-#define IMAGE_REL_AMD64_REL32_2 0x0006\r
-#define IMAGE_REL_AMD64_REL32_3 0x0007\r
-#define IMAGE_REL_AMD64_REL32_4 0x0008\r
-#define IMAGE_REL_AMD64_REL32_5 0x0009\r
-#define IMAGE_REL_AMD64_SECTION 0x000A\r
-#define IMAGE_REL_AMD64_SECREL 0x000B\r
-#define IMAGE_REL_AMD64_SECREL7 0x000C\r
-#define IMAGE_REL_AMD64_TOKEN 0x000D\r
-#define IMAGE_REL_AMD64_SREL32 0x000E\r
-#define IMAGE_REL_AMD64_PAIR 0x000F\r
-#define IMAGE_REL_AMD64_SSPAN32 0x0010\r
+#define IMAGE_REL_AMD64_ABSOLUTE 0x0000\r
+#define IMAGE_REL_AMD64_ADDR64 0x0001\r
+#define IMAGE_REL_AMD64_ADDR32 0x0002\r
+#define IMAGE_REL_AMD64_ADDR32NB 0x0003\r
+#define IMAGE_REL_AMD64_REL32 0x0004\r
+#define IMAGE_REL_AMD64_REL32_1 0x0005\r
+#define IMAGE_REL_AMD64_REL32_2 0x0006\r
+#define IMAGE_REL_AMD64_REL32_3 0x0007\r
+#define IMAGE_REL_AMD64_REL32_4 0x0008\r
+#define IMAGE_REL_AMD64_REL32_5 0x0009\r
+#define IMAGE_REL_AMD64_SECTION 0x000A\r
+#define IMAGE_REL_AMD64_SECREL 0x000B\r
+#define IMAGE_REL_AMD64_SECREL7 0x000C\r
+#define IMAGE_REL_AMD64_TOKEN 0x000D\r
+#define IMAGE_REL_AMD64_SREL32 0x000E\r
+#define IMAGE_REL_AMD64_PAIR 0x000F\r
+#define IMAGE_REL_AMD64_SSPAN32 0x0010\r
\r
///\r
/// Based relocation format.\r