+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PlatformBaseAddresses.h\r
-\r
-Abstract:\r
-\r
-\r
-\r
-Revision History\r
-\r
-++*/\r
-\r
-\r
-#ifndef _PLATFORM_BASE_ADDRESSES_H\r
-#define _PLATFORM_BASE_ADDRESSES_H\r
-\r
-//\r
-// Define some fixed platform device location information\r
-//\r
-\r
-//\r
-// Define platform base\r
-//\r
-\r
-//\r
-// SIO\r
-//\r
-#define SIO_BASE_ADDRESS 0x0680\r
-#define SIO_MONITORING_BASE_ADDRESS 0x0290\r
-#define SIO_BASE_MASK 0xFFF0\r
-#define WINDBOND_ECIR_BASE_ADDRESS 0x0810\r
-#define SIO_MAILBOX_BASE_ADDRESS 0x0360 // Used by EC controller\r
-#define SIO_EC_CHANNEL2 0x62 // Used by EC controller for offset 0x62 and 0x66\r
-\r
-\r
-//\r
-// South Cluster\r
-//\r
-#define ACPI_BASE_ADDRESS 0x0400\r
-#define GPIO_BASE_ADDRESS 0x0500\r
-#define SMBUS_BUS_DEV_FUNC 0x1F0300\r
-#define SMBUS_BASE_ADDRESS 0xEFA0 // SMBus IO Base Address\r
-#define SPI_BASE_ADDRESS 0xFED01000 // SPI Memory Base Address\r
-#define PMC_BASE_ADDRESS 0xFED03000 // PMC Memory Base Address\r
-#define SMBM_BASE_ADDRESS 0xFED04000 // SMBus Memory Base Address\r
-#define IO_BASE_ADDRESS 0xFED0C000 // IO Memory Base Address\r
-#define ILB_BASE_ADDRESS 0xFED08000 // ILB Memory Base Address\r
-#define HPET_BASE_ADDRESS 0xFED00000 // HPET Base Address\r
-#define RCBA_BASE_ADDRESS 0xFED1C000 // Root Complex Base Address\r
-#define MPHY_BASE_ADDRESS 0xFEF00000 // MPHY Memory Base Address\r
-#define PUNIT_BASE_ADDRESS 0xFED05000 // PUnit Memory Base Address\r
-\r
-//\r
-// GPIO GROUP OFFSET\r
-//\r
-#define GPIO_SCORE_OFFSET 0x0000\r
-#define GPIO_NCORE_OFFSET 0x1000\r
-#define GPIO_SSUS_OFFSET 0x2000\r
-\r
-//\r
-// MCH/CPU\r
-//\r
-#define DMI_BASE_ADDRESS 0xFED18000 // 4K, similar to IIO_RCBA // modify from bearlake -- cchew10\r
-#define EP_BASE_ADDRESS 0xFED19000\r
-#define MC_MMIO_BASE 0xFED14000 // Base Address for MMIO registers\r
-\r
-//\r
-// TPM\r
-//\r
-#define TPM_BASE_ADDRESS 0xFED40000 // Base address for TPM\r
-\r
-//\r
-// Local and I/O APIC addresses.\r
-//\r
-#define IO_APIC_ADDRESS 0xFEC00000\r
-#define IIO_IOAPIC_ADDRESS 0xFEC90000\r
-#define LOCAL_APIC_ADDRESS 0xFEE00000\r
-\r
-\r
-#endif\r
-\r
-\r