]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - Documentation/devicetree/bindings/bus/allwinner,sun50i-a64-de2.yaml
Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net
[mirror_ubuntu-jammy-kernel.git] / Documentation / devicetree / bindings / bus / allwinner,sun50i-a64-de2.yaml
CommitLineData
31ca694e
MR
1# SPDX-License-Identifier: GPL-2.0
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/bus/allwinner,sun50i-a64-de2.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Allwinner A64 Display Engine Bus Device Tree Bindings
8
9maintainers:
10 - Chen-Yu Tsai <wens@csie.org>
5c7404bb 11 - Maxime Ripard <mripard@kernel.org>
31ca694e
MR
12
13properties:
14 $nodename:
15 pattern: "^bus(@[0-9a-f]+)?$"
16
17 "#address-cells":
18 const: 1
19
20 "#size-cells":
21 const: 1
22
23 compatible:
24 oneOf:
25 - const: allwinner,sun50i-a64-de2
26 - items:
27 - const: allwinner,sun50i-h6-de3
28 - const: allwinner,sun50i-a64-de2
29
30 reg:
31 maxItems: 1
32
33 allwinner,sram:
34 allOf:
35 - $ref: /schemas/types.yaml#definitions/phandle-array
36 - maxItems: 1
37 description:
38 The SRAM that needs to be claimed to access the display engine
39 bus.
40
41 ranges: true
42
43patternProperties:
44 # All other properties should be child nodes with unit-address and 'reg'
45 "^[a-zA-Z][a-zA-Z0-9,+\\-._]{0,63}@[0-9a-fA-F]+$":
46 type: object
47 properties:
48 reg:
49 maxItems: 1
50
51 required:
52 - reg
53
54required:
55 - compatible
56 - reg
57 - "#address-cells"
58 - "#size-cells"
59 - ranges
60 - allwinner,sram
61
62additionalProperties: false
63
64examples:
65 - |
66 bus@1000000 {
67 compatible = "allwinner,sun50i-a64-de2";
68 reg = <0x1000000 0x400000>;
69 allwinner,sram = <&de2_sram 1>;
70 #address-cells = <1>;
71 #size-cells = <1>;
72 ranges = <0 0x1000000 0x400000>;
73
74 display_clocks: clock@0 {
75 compatible = "allwinner,sun50i-a64-de2-clk";
76 reg = <0x0 0x100000>;
77 clocks = <&ccu 52>, <&ccu 99>;
78 clock-names = "bus", "mod";
79 resets = <&ccu 30>;
80 #clock-cells = <1>;
81 #reset-cells = <1>;
82 };
83 };
84
85...