]>
Commit | Line | Data |
---|---|---|
0e87e043 SG |
1 | * Clock bindings for Freescale i.MX6 Quad |
2 | ||
3 | Required properties: | |
4 | - compatible: Should be "fsl,imx6q-ccm" | |
5 | - reg: Address and length of the register set | |
6 | - interrupts: Should contain CCM interrupt | |
7 | - #clock-cells: Should be <1> | |
8 | ||
9 | The clock consumer should specify the desired clock by having the clock | |
d2d2e54d SG |
10 | ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx6qdl-clock.h |
11 | for the full list of i.MX6 Quad and DualLite clock IDs. | |
0e87e043 SG |
12 | |
13 | Examples: | |
14 | ||
d2d2e54d SG |
15 | #include <dt-bindings/clock/imx6qdl-clock.h> |
16 | ||
48c926cd | 17 | clks: ccm@20c4000 { |
0e87e043 SG |
18 | compatible = "fsl,imx6q-ccm"; |
19 | reg = <0x020c4000 0x4000>; | |
20 | interrupts = <0 87 0x04 0 88 0x04>; | |
21 | #clock-cells = <1>; | |
0e87e043 SG |
22 | }; |
23 | ||
48c926cd | 24 | uart1: serial@2020000 { |
0e87e043 SG |
25 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
26 | reg = <0x02020000 0x4000>; | |
27 | interrupts = <0 26 0x04>; | |
d2d2e54d | 28 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, <&clks IMX6QDL_CLK_UART_SERIAL>; |
0e87e043 | 29 | clock-names = "ipg", "per"; |
0e87e043 | 30 | }; |