]>
Commit | Line | Data |
---|---|---|
fb97a846 JCPV |
1 | * Cadence MACB/GEM Ethernet controller |
2 | ||
3 | Required properties: | |
4 | - compatible: Should be "cdns,[<chip>-]{macb|gem}" | |
d6403108 | 5 | Use "cdns,at91rm9200-emac" Atmel at91rm9200 SoC. |
83ef97d1 | 6 | Use "cdns,at91sam9260-macb" for Atmel at91sam9 SoCs. |
4973a127 | 7 | Use "cdns,sam9x60-macb" for Microchip sam9x60 SoC. |
c505a382 | 8 | Use "cdns,np4-macb" for NP4 SoC devices. |
fb97a846 | 9 | Use "cdns,at32ap7000-macb" for other 10/100 usage or use the generic form: "cdns,macb". |
5ade7e42 | 10 | Use "cdns,pc302-gem" for Picochip picoXcell pc302 and later devices based on |
fb97a846 | 11 | the Cadence GEM, or the generic form: "cdns,gem". |
bb7506c9 | 12 | Use "atmel,sama5d2-gem" for the GEM IP (10/100) available on Atmel sama5d2 SoCs. |
321cc359 | 13 | Use "atmel,sama5d3-macb" for the 10/100Mbit IP available on Atmel sama5d3 SoCs. |
f76a28c2 | 14 | Use "atmel,sama5d3-gem" for the Gigabit IP available on Atmel sama5d3 SoCs. |
f58393f4 | 15 | Use "atmel,sama5d4-gem" for the GEM IP (10/100) available on Atmel sama5d4 SoCs. |
d6403108 | 16 | Use "cdns,zynq-gem" Xilinx Zynq-7xxx SoC. |
988d6f07 | 17 | Use "cdns,zynqmp-gem" for Zynq Ultrascale+ MPSoC. |
abecec41 | 18 | Use "sifive,fu540-c000-gem" for SiFive FU540-C000 SoC. |
d6403108 | 19 | Or the generic form: "cdns,emac". |
fb97a846 | 20 | - reg: Address and length of the register set for the device |
abecec41 | 21 | For "sifive,fu540-c000-gem", second range is required to specify the |
d4993e19 | 22 | address and length of the registers for GEMGXL Management block. |
fb97a846 | 23 | - interrupts: Should contain macb interrupt |
e8f08ee0 | 24 | - phy-mode: See ethernet.txt file in the same directory. |
e2897d7e SB |
25 | - clock-names: Tuple listing input clock names. |
26 | Required elements: 'pclk', 'hclk' | |
27 | Optional elements: 'tx_clk' | |
aead88bd | 28 | Optional elements: 'rx_clk' applies to cdns,zynqmp-gem |
08729fde | 29 | Optional elements: 'tsu_clk' |
e2897d7e | 30 | - clocks: Phandles to input clocks. |
fb97a846 | 31 | |
687e3d55 PŠ |
32 | The MAC address will be determined using the optional properties |
33 | defined in ethernet.txt. | |
36ad7022 | 34 | |
270c499f GC |
35 | Optional properties for PHY child node: |
36 | - reset-gpios : Should specify the gpio for phy reset | |
7c4a1d0c | 37 | - magic-packet : If present, indicates that the hardware supports waking |
3e2a5e15 | 38 | up via magic packet. |
f3b249e6 | 39 | - phy-handle : see ethernet.txt file in the same directory |
5833e052 | 40 | |
fb97a846 JCPV |
41 | Examples: |
42 | ||
43 | macb0: ethernet@fffc4000 { | |
44 | compatible = "cdns,at32ap7000-macb"; | |
45 | reg = <0xfffc4000 0x4000>; | |
46 | interrupts = <21>; | |
47 | phy-mode = "rmii"; | |
48 | local-mac-address = [3a 0e 03 04 05 06]; | |
e2897d7e SB |
49 | clock-names = "pclk", "hclk", "tx_clk"; |
50 | clocks = <&clkc 30>, <&clkc 30>, <&clkc 13>; | |
270c499f GC |
51 | ethernet-phy@1 { |
52 | reg = <0x1>; | |
53 | reset-gpios = <&pioE 6 1>; | |
54 | }; | |
fb97a846 | 55 | }; |