]>
Commit | Line | Data |
---|---|---|
cfdbc2e1 VG |
1 | # |
2 | # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) | |
3 | # | |
4 | # This program is free software; you can redistribute it and/or modify | |
5 | # it under the terms of the GNU General Public License version 2 as | |
6 | # published by the Free Software Foundation. | |
7 | # | |
8 | ||
9 | config ARC | |
10 | def_bool y | |
f06d19e4 | 11 | select BUILDTIME_EXTABLE_SORT |
d7f8a085 | 12 | select COMMON_CLK |
4adeefe1 | 13 | select CLONE_BACKWARDS |
cfdbc2e1 VG |
14 | # ARC Busybox based initramfs absolutely relies on DEVTMPFS for /dev |
15 | select DEVTMPFS if !INITRAMFS_SOURCE="" | |
16 | select GENERIC_ATOMIC64 | |
17 | select GENERIC_CLOCKEVENTS | |
18 | select GENERIC_FIND_FIRST_BIT | |
19 | # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP | |
20 | select GENERIC_IRQ_SHOW | |
21 | select GENERIC_PENDING_IRQ if SMP | |
22 | select GENERIC_SMP_IDLE_THREAD | |
f46121bd | 23 | select HAVE_ARCH_KGDB |
547f1125 | 24 | select HAVE_ARCH_TRACEHOOK |
4368902b | 25 | select HAVE_IOREMAP_PROT |
4d86dfbb VG |
26 | select HAVE_KPROBES |
27 | select HAVE_KRETPROBES | |
c121c506 | 28 | select HAVE_MEMBLOCK |
854a0d95 | 29 | select HAVE_MOD_ARCH_SPECIFIC if ARC_DW2_UNWIND |
769bc1fd | 30 | select HAVE_OPROFILE |
9c57564e | 31 | select HAVE_PERF_EVENTS |
999159a5 | 32 | select IRQ_DOMAIN |
cfdbc2e1 | 33 | select MODULES_USE_ELF_RELA |
c121c506 | 34 | select NO_BOOTMEM |
999159a5 VG |
35 | select OF |
36 | select OF_EARLY_FLATTREE | |
9c57564e | 37 | select PERF_USE_VMALLOC |
d1a1dc0b | 38 | select HAVE_DEBUG_STACKOVERFLOW |
cfdbc2e1 | 39 | |
0dafafc3 VG |
40 | config TRACE_IRQFLAGS_SUPPORT |
41 | def_bool y | |
42 | ||
43 | config LOCKDEP_SUPPORT | |
44 | def_bool y | |
45 | ||
cfdbc2e1 VG |
46 | config SCHED_OMIT_FRAME_POINTER |
47 | def_bool y | |
48 | ||
49 | config GENERIC_CSUM | |
50 | def_bool y | |
51 | ||
52 | config RWSEM_GENERIC_SPINLOCK | |
53 | def_bool y | |
54 | ||
55 | config ARCH_FLATMEM_ENABLE | |
56 | def_bool y | |
57 | ||
58 | config MMU | |
59 | def_bool y | |
60 | ||
ce816fa8 | 61 | config NO_IOPORT_MAP |
cfdbc2e1 VG |
62 | def_bool y |
63 | ||
64 | config GENERIC_CALIBRATE_DELAY | |
65 | def_bool y | |
66 | ||
67 | config GENERIC_HWEIGHT | |
68 | def_bool y | |
69 | ||
44c8bb91 VG |
70 | config STACKTRACE_SUPPORT |
71 | def_bool y | |
72 | select STACKTRACE | |
73 | ||
cfdbc2e1 VG |
74 | config HAVE_LATENCYTOP_SUPPORT |
75 | def_bool y | |
76 | ||
cfdbc2e1 VG |
77 | source "init/Kconfig" |
78 | source "kernel/Kconfig.freezer" | |
79 | ||
80 | menu "ARC Architecture Configuration" | |
81 | ||
93ad700d | 82 | menu "ARC Platform/SoC/Board" |
cfdbc2e1 | 83 | |
fd155792 | 84 | source "arch/arc/plat-sim/Kconfig" |
072eb693 | 85 | source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5 | 86 | source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e1 | 87 | #New platform adds here |
93ad700d | 88 | |
53d98958 | 89 | endmenu |
cfdbc2e1 | 90 | |
1f6ccfff VG |
91 | choice |
92 | prompt "ARC Instruction Set" | |
93 | default ISA_ARCOMPACT | |
94 | ||
95 | config ISA_ARCOMPACT | |
96 | bool "ARCompact ISA" | |
97 | help | |
98 | The original ARC ISA of ARC600/700 cores | |
99 | ||
65bfbcdf VG |
100 | config ISA_ARCV2 |
101 | bool "ARC ISA v2" | |
102 | help | |
103 | ISA for the Next Generation ARC-HS cores | |
1f6ccfff VG |
104 | |
105 | endchoice | |
106 | ||
cfdbc2e1 VG |
107 | menu "ARC CPU Configuration" |
108 | ||
109 | choice | |
110 | prompt "ARC Core" | |
1f6ccfff VG |
111 | default ARC_CPU_770 if ISA_ARCOMPACT |
112 | default ARC_CPU_HS if ISA_ARCV2 | |
113 | ||
114 | if ISA_ARCOMPACT | |
cfdbc2e1 VG |
115 | |
116 | config ARC_CPU_750D | |
117 | bool "ARC750D" | |
14a0abfc | 118 | select ARC_CANT_LLSC |
cfdbc2e1 VG |
119 | help |
120 | Support for ARC750 core | |
121 | ||
122 | config ARC_CPU_770 | |
123 | bool "ARC770" | |
742f8af6 | 124 | select ARC_HAS_SWAPE |
cfdbc2e1 VG |
125 | help |
126 | Support for ARC770 core introduced with Rel 4.10 (Summer 2011) | |
127 | This core has a bunch of cool new features: | |
128 | -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) | |
129 | Shared Address Spaces (for sharing TLB entires in MMU) | |
130 | -Caches: New Prog Model, Region Flush | |
131 | -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr | |
132 | ||
1f6ccfff VG |
133 | endif #ISA_ARCOMPACT |
134 | ||
135 | config ARC_CPU_HS | |
136 | bool "ARC-HS" | |
137 | depends on ISA_ARCV2 | |
138 | help | |
139 | Support for ARC HS38x Cores based on ARCv2 ISA | |
140 | The notable features are: | |
141 | - SMP configurations of upto 4 core with coherency | |
142 | - Optional L2 Cache and IO-Coherency | |
143 | - Revised Interrupt Architecture (multiple priorites, reg banks, | |
144 | auto stack switch, auto regfile save/restore) | |
145 | - MMUv4 (PIPT dcache, Huge Pages) | |
146 | - Instructions for | |
147 | * 64bit load/store: LDD, STD | |
148 | * Hardware assisted divide/remainder: DIV, REM | |
149 | * Function prologue/epilogue: ENTER_S, LEAVE_S | |
150 | * IRQ enable/disable: CLRI, SETI | |
151 | * pop count: FFS, FLS | |
152 | * SETcc, BMSKN, XBFU... | |
153 | ||
cfdbc2e1 VG |
154 | endchoice |
155 | ||
156 | config CPU_BIG_ENDIAN | |
157 | bool "Enable Big Endian Mode" | |
158 | default n | |
159 | help | |
160 | Build kernel for Big Endian Mode of ARC CPU | |
161 | ||
41195d23 | 162 | config SMP |
82fea5a1 | 163 | bool "Symmetric Multi-Processing" |
41195d23 | 164 | default n |
82fea5a1 VG |
165 | select ARC_HAS_COH_CACHES if ISA_ARCV2 |
166 | select ARC_MCIP if ISA_ARCV2 | |
41195d23 | 167 | help |
82fea5a1 | 168 | This enables support for systems with more than one CPU. |
41195d23 VG |
169 | |
170 | if SMP | |
171 | ||
172 | config ARC_HAS_COH_CACHES | |
173 | def_bool n | |
174 | ||
41195d23 VG |
175 | config ARC_HAS_REENTRANT_IRQ_LV2 |
176 | def_bool n | |
177 | ||
82fea5a1 VG |
178 | config ARC_MCIP |
179 | bool "ARConnect Multicore IP (MCIP) Support " | |
180 | depends on ISA_ARCV2 | |
181 | help | |
182 | This IP block enables SMP in ARC-HS38 cores. | |
183 | It provides for cross-core interrupts, multi-core debug | |
184 | hardware semaphores, shared memory,.... | |
41195d23 VG |
185 | |
186 | config NR_CPUS | |
3aa4f80e NC |
187 | int "Maximum number of CPUs (2-4096)" |
188 | range 2 4096 | |
82fea5a1 VG |
189 | default "4" |
190 | ||
191 | endif #SMP | |
41195d23 | 192 | |
cfdbc2e1 VG |
193 | menuconfig ARC_CACHE |
194 | bool "Enable Cache Support" | |
195 | default y | |
41195d23 VG |
196 | # if SMP, cache enabled ONLY if ARC implementation has cache coherency |
197 | depends on !SMP || ARC_HAS_COH_CACHES | |
cfdbc2e1 VG |
198 | |
199 | if ARC_CACHE | |
200 | ||
201 | config ARC_CACHE_LINE_SHIFT | |
202 | int "Cache Line Length (as power of 2)" | |
203 | range 5 7 | |
204 | default "6" | |
205 | help | |
206 | Starting with ARC700 4.9, Cache line length is configurable, | |
207 | This option specifies "N", with Line-len = 2 power N | |
208 | So line lengths of 32, 64, 128 are specified by 5,6,7, respectively | |
209 | Linux only supports same line lengths for I and D caches. | |
210 | ||
211 | config ARC_HAS_ICACHE | |
212 | bool "Use Instruction Cache" | |
213 | default y | |
214 | ||
215 | config ARC_HAS_DCACHE | |
216 | bool "Use Data Cache" | |
217 | default y | |
218 | ||
219 | config ARC_CACHE_PAGES | |
220 | bool "Per Page Cache Control" | |
221 | default y | |
222 | depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE | |
223 | help | |
224 | This can be used to over-ride the global I/D Cache Enable on a | |
225 | per-page basis (but only for pages accessed via MMU such as | |
226 | Kernel Virtual address or User Virtual Address) | |
227 | TLB entries have a per-page Cache Enable Bit. | |
228 | Note that Global I/D ENABLE + Per Page DISABLE works but corollary | |
229 | Global DISABLE + Per Page ENABLE won't work | |
230 | ||
4102b533 VG |
231 | config ARC_CACHE_VIPT_ALIASING |
232 | bool "Support VIPT Aliasing D$" | |
d1f317d8 | 233 | depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b533 VG |
234 | default n |
235 | ||
cfdbc2e1 VG |
236 | endif #ARC_CACHE |
237 | ||
8b5850f8 VG |
238 | config ARC_HAS_ICCM |
239 | bool "Use ICCM" | |
240 | help | |
241 | Single Cycle RAMS to store Fast Path Code | |
242 | default n | |
243 | ||
244 | config ARC_ICCM_SZ | |
245 | int "ICCM Size in KB" | |
246 | default "64" | |
247 | depends on ARC_HAS_ICCM | |
248 | ||
249 | config ARC_HAS_DCCM | |
250 | bool "Use DCCM" | |
251 | help | |
252 | Single Cycle RAMS to store Fast Path Data | |
253 | default n | |
254 | ||
255 | config ARC_DCCM_SZ | |
256 | int "DCCM Size in KB" | |
257 | default "64" | |
258 | depends on ARC_HAS_DCCM | |
259 | ||
260 | config ARC_DCCM_BASE | |
261 | hex "DCCM map address" | |
262 | default "0xA0000000" | |
263 | depends on ARC_HAS_DCCM | |
264 | ||
cfdbc2e1 VG |
265 | config ARC_HAS_HW_MPY |
266 | bool "Use Hardware Multiplier (Normal or Faster XMAC)" | |
267 | default y | |
268 | help | |
269 | Influences how gcc generates code for MPY operations. | |
270 | If enabled, MPYxx insns are generated, provided by Standard/XMAC | |
271 | Multipler. Otherwise software multipy lib is used | |
272 | ||
273 | choice | |
1f6ccfff | 274 | prompt "MMU Version" |
cfdbc2e1 VG |
275 | default ARC_MMU_V3 if ARC_CPU_770 |
276 | default ARC_MMU_V2 if ARC_CPU_750D | |
d7a512bf | 277 | default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e1 VG |
278 | |
279 | config ARC_MMU_V1 | |
280 | bool "MMU v1" | |
281 | help | |
282 | Orig ARC700 MMU | |
283 | ||
284 | config ARC_MMU_V2 | |
285 | bool "MMU v2" | |
286 | help | |
287 | Fixed the deficiency of v1 - possible thrashing in memcpy sceanrio | |
288 | when 2 D-TLB and 1 I-TLB entries index into same 2way set. | |
289 | ||
290 | config ARC_MMU_V3 | |
291 | bool "MMU v3" | |
292 | depends on ARC_CPU_770 | |
293 | help | |
294 | Introduced with ARC700 4.10: New Features | |
295 | Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) | |
296 | Shared Address Spaces (SASID) | |
297 | ||
d7a512bf VG |
298 | config ARC_MMU_V4 |
299 | bool "MMU v4" | |
300 | depends on ISA_ARCV2 | |
301 | ||
cfdbc2e1 VG |
302 | endchoice |
303 | ||
304 | ||
305 | choice | |
306 | prompt "MMU Page Size" | |
307 | default ARC_PAGE_SIZE_8K | |
308 | ||
309 | config ARC_PAGE_SIZE_8K | |
310 | bool "8KB" | |
311 | help | |
312 | Choose between 8k vs 16k | |
313 | ||
314 | config ARC_PAGE_SIZE_16K | |
315 | bool "16KB" | |
316 | depends on ARC_MMU_V3 | |
317 | ||
318 | config ARC_PAGE_SIZE_4K | |
319 | bool "4KB" | |
320 | depends on ARC_MMU_V3 | |
321 | ||
322 | endchoice | |
323 | ||
1f6ccfff VG |
324 | if ISA_ARCOMPACT |
325 | ||
4788a594 VG |
326 | config ARC_COMPACT_IRQ_LEVELS |
327 | bool "ARCompact IRQ Priorities: High(2)/Low(1)" | |
328 | default n | |
329 | # Timer HAS to be high priority, for any other high priority config | |
330 | select ARC_IRQ3_LV2 | |
41195d23 VG |
331 | # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
332 | depends on !SMP || ARC_HAS_REENTRANT_IRQ_LV2 | |
4788a594 VG |
333 | |
334 | if ARC_COMPACT_IRQ_LEVELS | |
335 | ||
336 | config ARC_IRQ3_LV2 | |
337 | bool | |
338 | ||
339 | config ARC_IRQ5_LV2 | |
340 | bool | |
341 | ||
342 | config ARC_IRQ6_LV2 | |
343 | bool | |
344 | ||
1f6ccfff | 345 | endif #ARC_COMPACT_IRQ_LEVELS |
4788a594 | 346 | |
cfdbc2e1 VG |
347 | config ARC_FPU_SAVE_RESTORE |
348 | bool "Enable FPU state persistence across context switch" | |
349 | default n | |
350 | help | |
351 | Double Precision Floating Point unit had dedictaed regs which | |
352 | need to be saved/restored across context-switch. | |
353 | Note that ARC FPU is overly simplistic, unlike say x86, which has | |
354 | hardware pieces to allow software to conditionally save/restore, | |
355 | based on actual usage of FPU by a task. Thus our implemn does | |
356 | this for all tasks in system. | |
357 | ||
1f6ccfff VG |
358 | endif #ISA_ARCOMPACT |
359 | ||
fbf8e13d VG |
360 | config ARC_CANT_LLSC |
361 | def_bool n | |
362 | ||
cfdbc2e1 VG |
363 | config ARC_HAS_LLSC |
364 | bool "Insn: LLOCK/SCOND (efficient atomic ops)" | |
365 | default y | |
14a0abfc | 366 | depends on !ARC_CANT_LLSC |
cfdbc2e1 VG |
367 | |
368 | config ARC_HAS_SWAPE | |
369 | bool "Insn: SWAPE (endian-swap)" | |
370 | default y | |
cfdbc2e1 | 371 | |
1f6ccfff VG |
372 | if ISA_ARCV2 |
373 | ||
374 | config ARC_HAS_LL64 | |
375 | bool "Insn: 64bit LDD/STD" | |
376 | help | |
377 | Enable gcc to generate 64-bit load/store instructions | |
378 | ISA mandates even/odd registers to allow encoding of two | |
379 | dest operands with 2 possible source operands. | |
380 | default y | |
381 | ||
aa93e8ef VG |
382 | config ARC_HAS_RTC |
383 | bool "Local 64-bit r/o cycle counter" | |
384 | default n | |
385 | depends on !SMP | |
386 | ||
72d72880 VG |
387 | config ARC_HAS_GRTC |
388 | bool "SMP synchronized 64-bit cycle counter" | |
389 | default y | |
390 | depends on SMP | |
391 | ||
1f6ccfff VG |
392 | config ARC_NUMBER_OF_INTERRUPTS |
393 | int "Number of interrupts" | |
394 | range 8 240 | |
395 | default 32 | |
396 | help | |
397 | This defines the number of interrupts on the ARCv2HS core. | |
398 | It affects the size of vector table. | |
399 | The initial 8 IRQs are fixed (Timer, ICI etc) and although configurable | |
400 | in hardware, it keep things simple for Linux to assume they are always | |
401 | present. | |
402 | ||
403 | endif # ISA_ARCV2 | |
404 | ||
cfdbc2e1 VG |
405 | endmenu # "ARC CPU Configuration" |
406 | ||
cfdbc2e1 VG |
407 | config LINUX_LINK_BASE |
408 | hex "Linux Link Address" | |
409 | default "0x80000000" | |
410 | help | |
411 | ARC700 divides the 32 bit phy address space into two equal halves | |
412 | -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU | |
413 | -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel | |
414 | Typically Linux kernel is linked at the start of untransalted addr, | |
415 | hence the default value of 0x8zs. | |
416 | However some customers have peripherals mapped at this addr, so | |
417 | Linux needs to be scooted a bit. | |
418 | If you don't know what the above means, leave this setting alone. | |
419 | ||
080c3747 VG |
420 | config ARC_CURR_IN_REG |
421 | bool "Dedicate Register r25 for current_task pointer" | |
422 | default y | |
423 | help | |
424 | This reserved Register R25 to point to Current Task in | |
425 | kernel mode. This saves memory access for each such access | |
426 | ||
2e651ea1 | 427 | |
1736a56f | 428 | config ARC_EMUL_UNALIGNED |
2e651ea1 | 429 | bool "Emulate unaligned memory access (userspace only)" |
1f6ccfff | 430 | default N |
2e651ea1 VG |
431 | select SYSCTL_ARCH_UNALIGN_NO_WARN |
432 | select SYSCTL_ARCH_UNALIGN_ALLOW | |
1f6ccfff | 433 | depends on ISA_ARCOMPACT |
2e651ea1 VG |
434 | help |
435 | This enables misaligned 16 & 32 bit memory access from user space. | |
436 | Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide | |
437 | potential bugs in code | |
438 | ||
cfdbc2e1 VG |
439 | config HZ |
440 | int "Timer Frequency" | |
441 | default 100 | |
442 | ||
cbe056f7 VG |
443 | config ARC_METAWARE_HLINK |
444 | bool "Support for Metaware debugger assisted Host access" | |
445 | default n | |
446 | help | |
447 | This options allows a Linux userland apps to directly access | |
448 | host file system (open/creat/read/write etc) with help from | |
449 | Metaware Debugger. This can come in handy for Linux-host communication | |
450 | when there is no real usable peripheral such as EMAC. | |
451 | ||
cfdbc2e1 VG |
452 | menuconfig ARC_DBG |
453 | bool "ARC debugging" | |
454 | default y | |
455 | ||
aa6083ed VG |
456 | if ARC_DBG |
457 | ||
854a0d95 VG |
458 | config ARC_DW2_UNWIND |
459 | bool "Enable DWARF specific kernel stack unwind" | |
854a0d95 VG |
460 | default y |
461 | select KALLSYMS | |
462 | help | |
463 | Compiles the kernel with DWARF unwind information and can be used | |
464 | to get stack backtraces. | |
465 | ||
466 | If you say Y here the resulting kernel image will be slightly larger | |
467 | but not slower, and it will give very useful debugging information. | |
468 | If you don't debug the kernel, you can say N, but we may not be able | |
469 | to solve problems without frame unwind information | |
470 | ||
cfdbc2e1 VG |
471 | config ARC_DBG_TLB_PARANOIA |
472 | bool "Paranoia Checks in Low Level TLB Handlers" | |
cfdbc2e1 VG |
473 | default n |
474 | ||
475 | config ARC_DBG_TLB_MISS_COUNT | |
476 | bool "Profile TLB Misses" | |
477 | default n | |
478 | select DEBUG_FS | |
cfdbc2e1 VG |
479 | help |
480 | Counts number of I and D TLB Misses and exports them via Debugfs | |
481 | The counters can be cleared via Debugfs as well | |
482 | ||
aa6083ed VG |
483 | if SMP |
484 | ||
485 | config ARC_IPI_DBG | |
486 | bool "Debug Inter Core interrupts" | |
487 | default n | |
488 | ||
489 | endif | |
490 | ||
491 | endif | |
492 | ||
036b2c56 VG |
493 | config ARC_UBOOT_SUPPORT |
494 | bool "Support uboot arg Handling" | |
495 | default n | |
496 | help | |
497 | ARC Linux by default checks for uboot provided args as pointers to | |
498 | external cmdline or DTB. This however breaks in absence of uboot, | |
499 | when booting from Metaware debugger directly, as the registers are | |
500 | not zeroed out on reset by mdb and/or ARCv2 based cores. The bogus | |
501 | registers look like uboot args to kernel which then chokes. | |
502 | So only enable the uboot arg checking/processing if users are sure | |
503 | of uboot being in play. | |
504 | ||
999159a5 VG |
505 | config ARC_BUILTIN_DTB_NAME |
506 | string "Built in DTB" | |
507 | help | |
508 | Set the name of the DTB to embed in the vmlinux binary | |
509 | Leaving it blank selects the minimal "skeleton" dtb | |
510 | ||
cfdbc2e1 VG |
511 | source "kernel/Kconfig.preempt" |
512 | ||
5628832f VG |
513 | menu "Executable file formats" |
514 | source "fs/Kconfig.binfmt" | |
515 | endmenu | |
516 | ||
cfdbc2e1 VG |
517 | endmenu # "ARC Architecture Configuration" |
518 | ||
519 | source "mm/Kconfig" | |
520 | source "net/Kconfig" | |
521 | source "drivers/Kconfig" | |
522 | source "fs/Kconfig" | |
523 | source "arch/arc/Kconfig.debug" | |
524 | source "security/Kconfig" | |
525 | source "crypto/Kconfig" | |
526 | source "lib/Kconfig" | |
996bad6c | 527 | source "kernel/power/Kconfig" |