]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - arch/arm/boot/dts/am335x-baltos-ir5221.dts
Merge tag 'omap-for-v5.1/dt-cpsw-phy' of git://git.kernel.org/pub/scm/linux/kernel...
[mirror_ubuntu-hirsute-kernel.git] / arch / arm / boot / dts / am335x-baltos-ir5221.dts
CommitLineData
99d89e3d
YY
1/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9/*
10 * VScom OnRISC
11 * http://www.vscom.de
12 */
13
14/dts-v1/;
15
262178b6 16#include "am335x-baltos.dtsi"
21339f57 17#include "am335x-baltos-leds.dtsi"
99d89e3d
YY
18
19/ {
20 model = "OnRISC Baltos iR 5221";
99d89e3d
YY
21};
22
23&am33xx_pinmux {
99d89e3d
YY
24 tca6416_pins: pinmux_tca6416_pins {
25 pinctrl-single,pins = <
a0f6ada2 26 AM33XX_IOPAD(0x9b4, PIN_INPUT_PULLUP | MUX_MODE7) /* xdma_event_intr1.gpio0[20] tca6416 stuff */
99d89e3d
YY
27 >;
28 };
29
99d89e3d
YY
30
31 dcan1_pins: pinmux_dcan1_pins {
32 pinctrl-single,pins = <
a0f6ada2
JMC
33 AM33XX_IOPAD(0x968, PIN_OUTPUT | MUX_MODE2) /* uart0_ctsn.dcan1_tx_mux0 */
34 AM33XX_IOPAD(0x96c, PIN_INPUT | MUX_MODE2) /* uart0_rtsn.dcan1_rx_mux0 */
99d89e3d
YY
35 >;
36 };
37
99d89e3d
YY
38 uart1_pins: pinmux_uart1_pins {
39 pinctrl-single,pins = <
a0f6ada2
JMC
40 AM33XX_IOPAD(0x980, PIN_INPUT | MUX_MODE0) /* uart1_rxd */
41 AM33XX_IOPAD(0x984, PIN_INPUT | MUX_MODE0) /* uart1_txd */
5e0884a4
YY
42 AM33XX_IOPAD(0x978, PIN_INPUT_PULLDOWN | MUX_MODE0) /* uart1_ctsn */
43 AM33XX_IOPAD(0x97c, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart1_rtsn */
a0f6ada2
JMC
44 AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.gpio2[22] DTR */
45 AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
46 AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.gpio2[24] DCD */
47 AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.gpio2[25] RI */
99d89e3d
YY
48 >;
49 };
50
51 uart2_pins: pinmux_uart2_pins {
52 pinctrl-single,pins = <
a0f6ada2
JMC
53 AM33XX_IOPAD(0x950, PIN_INPUT | MUX_MODE1) /* spi0_sclk.uart2_rxd_mux3 */
54 AM33XX_IOPAD(0x954, PIN_OUTPUT | MUX_MODE1) /* spi0_d0.uart2_txd_mux3 */
5e0884a4
YY
55 AM33XX_IOPAD(0x988, PIN_INPUT_PULLDOWN | MUX_MODE2) /* i2c0_sda.uart2_ctsn_mux0 */
56 AM33XX_IOPAD(0x98c, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* i2c0_scl.uart2_rtsn_mux0 */
a0f6ada2
JMC
57 AM33XX_IOPAD(0x830, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad12.gpio1[12] DTR */
58 AM33XX_IOPAD(0x834, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad13.gpio1[13] DSR */
59 AM33XX_IOPAD(0x838, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad14.gpio1[14] DCD */
60 AM33XX_IOPAD(0x83c, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad15.gpio1[15] RI */
61
62 AM33XX_IOPAD(0x9a0, PIN_INPUT_PULLUP | MUX_MODE7) /* mcasp0_aclkr.gpio3[18], INPUT_PULLDOWN | MODE7 */
99d89e3d
YY
63 >;
64 };
65
99d89e3d
YY
66};
67
68&uart1 {
69 pinctrl-names = "default";
70 pinctrl-0 = <&uart1_pins>;
71 dtr-gpios = <&gpio2 22 GPIO_ACTIVE_LOW>;
72 dsr-gpios = <&gpio2 23 GPIO_ACTIVE_LOW>;
73 dcd-gpios = <&gpio2 24 GPIO_ACTIVE_LOW>;
74 rng-gpios = <&gpio2 25 GPIO_ACTIVE_LOW>;
99d89e3d
YY
75
76 status = "okay";
77};
78
79&uart2 {
80 pinctrl-names = "default";
81 pinctrl-0 = <&uart2_pins>;
82 dtr-gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
83 dsr-gpios = <&gpio1 13 GPIO_ACTIVE_LOW>;
84 dcd-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
85 rng-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
99d89e3d
YY
86
87 status = "okay";
88};
89
90&i2c1 {
99d89e3d
YY
91 tca6416: gpio@20 {
92 compatible = "ti,tca6416";
93 reg = <0x20>;
94 gpio-controller;
95 #gpio-cells = <2>;
96 interrupt-parent = <&gpio0>;
07892315 97 interrupts = <20 IRQ_TYPE_EDGE_RISING>;
99d89e3d
YY
98 pinctrl-names = "default";
99 pinctrl-0 = <&tca6416_pins>;
100 };
101};
102
99d89e3d
YY
103&usb0_phy {
104 status = "okay";
105};
106
107&usb1_phy {
108 status = "okay";
109};
110
111&usb0 {
112 status = "okay";
113 dr_mode = "host";
114};
115
116&usb1 {
117 status = "okay";
eae3339f 118 dr_mode = "host";
99d89e3d
YY
119};
120
99d89e3d 121&cpsw_emac0 {
99d89e3d
YY
122 phy-mode = "rmii";
123 dual_emac_res_vlan = <1>;
6f40fed1
YY
124 fixed-link {
125 speed = <100>;
126 full-duplex;
127 };
99d89e3d
YY
128};
129
130&cpsw_emac1 {
99d89e3d
YY
131 phy-mode = "rgmii-txid";
132 dual_emac_res_vlan = <2>;
f5c59d16 133 phy-handle = <&phy1>;
99d89e3d
YY
134};
135
99d89e3d
YY
136&dcan1 {
137 pinctrl-names = "default";
138 pinctrl-0 = <&dcan1_pins>;
139
140 status = "okay";
141};