]>
Commit | Line | Data |
---|---|---|
a47172ea | 1 | /* |
881a50e4 | 2 | * Device Tree file for Marvell Armada 388 evaluation board |
a47172ea TP |
3 | * (DB-88F6820) |
4 | * | |
5 | * Copyright (C) 2014 Marvell | |
6 | * | |
7 | * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> | |
8 | * | |
626a1020 GC |
9 | * This file is dual-licensed: you can use it either under the terms |
10 | * of the GPL or the X11 license, at your option. Note that this dual | |
11 | * licensing only applies to this file, and not this project as a | |
12 | * whole. | |
13 | * | |
14 | * a) This file is free software; you can redistribute it and/or | |
15 | * modify it under the terms of the GNU General Public License as | |
16 | * published by the Free Software Foundation; either version 2 of the | |
17 | * License, or (at your option) any later version. | |
18 | * | |
24f0b6fe | 19 | * This file is distributed in the hope that it will be useful, |
626a1020 GC |
20 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
22 | * GNU General Public License for more details. | |
23 | * | |
24f0b6fe | 24 | * Or, alternatively, |
626a1020 GC |
25 | * |
26 | * b) Permission is hereby granted, free of charge, to any person | |
27 | * obtaining a copy of this software and associated documentation | |
28 | * files (the "Software"), to deal in the Software without | |
24f0b6fe | 29 | * restriction, including without limitation the rights to use, |
626a1020 GC |
30 | * copy, modify, merge, publish, distribute, sublicense, and/or |
31 | * sell copies of the Software, and to permit persons to whom the | |
32 | * Software is furnished to do so, subject to the following | |
33 | * conditions: | |
34 | * | |
35 | * The above copyright notice and this permission notice shall be | |
36 | * included in all copies or substantial portions of the Software. | |
37 | * | |
24f0b6fe | 38 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
626a1020 GC |
39 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES |
40 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
41 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
24f0b6fe | 42 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
626a1020 GC |
43 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
44 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
45 | * OTHER DEALINGS IN THE SOFTWARE. | |
a47172ea TP |
46 | */ |
47 | ||
48 | /dts-v1/; | |
881a50e4 | 49 | #include "armada-388.dtsi" |
a47172ea TP |
50 | |
51 | / { | |
52 | model = "Marvell Armada 385 Development Board"; | |
881a50e4 GC |
53 | compatible = "marvell,a385-db", "marvell,armada388", |
54 | "marvell,armada385", "marvell,armada380"; | |
a47172ea TP |
55 | |
56 | chosen { | |
9552203c | 57 | stdout-path = "serial0:115200n8"; |
a47172ea TP |
58 | }; |
59 | ||
60 | memory { | |
61 | device_type = "memory"; | |
62 | reg = <0x00000000 0x10000000>; /* 256 MB */ | |
63 | }; | |
64 | ||
65 | soc { | |
66 | ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000 | |
d716f2e8 BB |
67 | MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000 |
68 | MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000 | |
c49e99c2 MW |
69 | MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000 |
70 | MBUS_ID(0x0c, 0x04) 0 0xf1200000 0x100000>; | |
a47172ea TP |
71 | |
72 | internal-regs { | |
a47172ea TP |
73 | i2c@11000 { |
74 | status = "okay"; | |
75 | clock-frequency = <100000>; | |
76 | }; | |
77 | ||
78 | i2c@11100 { | |
79 | status = "okay"; | |
80 | clock-frequency = <100000>; | |
81 | }; | |
82 | ||
83 | serial@12000 { | |
a47172ea TP |
84 | status = "okay"; |
85 | }; | |
86 | ||
87 | ethernet@30000 { | |
88 | status = "okay"; | |
89 | phy = <&phy1>; | |
0d2e6378 | 90 | phy-mode = "rgmii-id"; |
c49e99c2 MW |
91 | buffer-manager = <&bm>; |
92 | bm,pool-long = <2>; | |
93 | bm,pool-short = <3>; | |
a47172ea TP |
94 | }; |
95 | ||
a165c3b6 | 96 | usb@58000 { |
9e81775a GC |
97 | status = "ok"; |
98 | }; | |
99 | ||
a47172ea TP |
100 | ethernet@70000 { |
101 | status = "okay"; | |
102 | phy = <&phy0>; | |
0d2e6378 | 103 | phy-mode = "rgmii-id"; |
c49e99c2 MW |
104 | buffer-manager = <&bm>; |
105 | bm,pool-long = <0>; | |
106 | bm,pool-short = <1>; | |
a47172ea TP |
107 | }; |
108 | ||
4a25432b | 109 | mdio@72004 { |
a47172ea TP |
110 | phy0: ethernet-phy@0 { |
111 | reg = <0>; | |
112 | }; | |
113 | ||
114 | phy1: ethernet-phy@1 { | |
115 | reg = <1>; | |
116 | }; | |
117 | }; | |
4de29e63 | 118 | |
d175b6e4 TP |
119 | sata@a8000 { |
120 | status = "okay"; | |
121 | }; | |
122 | ||
123 | sata@e0000 { | |
124 | status = "okay"; | |
125 | }; | |
126 | ||
c49e99c2 MW |
127 | bm@c8000 { |
128 | status = "okay"; | |
129 | }; | |
130 | ||
4de29e63 EG |
131 | flash@d0000 { |
132 | status = "okay"; | |
133 | num-cs = <1>; | |
134 | marvell,nand-keep-config; | |
135 | marvell,nand-enable-arbiter; | |
136 | nand-on-flash-bbt; | |
1ad58443 EG |
137 | nand-ecc-strength = <4>; |
138 | nand-ecc-step-size = <512>; | |
4de29e63 EG |
139 | |
140 | partition@0 { | |
141 | label = "U-Boot"; | |
142 | reg = <0 0x800000>; | |
143 | }; | |
144 | partition@800000 { | |
145 | label = "Linux"; | |
146 | reg = <0x800000 0x800000>; | |
147 | }; | |
148 | partition@1000000 { | |
149 | label = "Filesystem"; | |
150 | reg = <0x1000000 0x3f000000>; | |
151 | }; | |
152 | }; | |
6eccc52b TP |
153 | |
154 | sdhci@d8000 { | |
6eccc52b TP |
155 | broken-cd; |
156 | wp-inverted; | |
157 | bus-width = <8>; | |
158 | status = "okay"; | |
5e949f0c | 159 | no-1-8-v; |
6eccc52b | 160 | }; |
87e2fc37 GC |
161 | |
162 | usb3@f0000 { | |
163 | status = "okay"; | |
164 | }; | |
165 | ||
166 | usb3@f8000 { | |
167 | status = "okay"; | |
168 | }; | |
a47172ea TP |
169 | }; |
170 | ||
c49e99c2 MW |
171 | bm-bppi { |
172 | status = "okay"; | |
173 | }; | |
174 | ||
a47172ea TP |
175 | pcie-controller { |
176 | status = "okay"; | |
177 | /* | |
178 | * The two PCIe units are accessible through | |
179 | * standard PCIe slots on the board. | |
180 | */ | |
181 | pcie@1,0 { | |
182 | /* Port 0, Lane 0 */ | |
183 | status = "okay"; | |
184 | }; | |
185 | pcie@2,0 { | |
186 | /* Port 1, Lane 0 */ | |
187 | status = "okay"; | |
188 | }; | |
189 | }; | |
190 | }; | |
191 | }; | |
0160a4b6 SR |
192 | |
193 | &spi0 { | |
194 | status = "okay"; | |
195 | ||
196 | spi-flash@0 { | |
197 | #address-cells = <1>; | |
198 | #size-cells = <1>; | |
199 | compatible = "w25q32", "jedec,spi-nor"; | |
200 | reg = <0>; /* Chip select 0 */ | |
201 | spi-max-frequency = <108000000>; | |
202 | }; | |
203 | }; | |
204 |