]>
Commit | Line | Data |
---|---|---|
7837feff TP |
1 | /* |
2 | * Device Tree file for Marvell Armada XP Matrix board | |
3 | * | |
4 | * Copyright (C) 2013 Marvell | |
5 | * | |
6 | * Lior Amsalem <alior@marvell.com> | |
7 | * | |
395076ea GC |
8 | * This file is dual-licensed: you can use it either under the terms |
9 | * of the GPL or the X11 license, at your option. Note that this dual | |
10 | * licensing only applies to this file, and not this project as a | |
11 | * whole. | |
12 | * | |
13 | * a) This file is free software; you can redistribute it and/or | |
14 | * modify it under the terms of the GNU General Public License as | |
15 | * published by the Free Software Foundation; either version 2 of the | |
16 | * License, or (at your option) any later version. | |
17 | * | |
18 | * This file is distributed in the hope that it will be useful | |
19 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
20 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
21 | * GNU General Public License for more details. | |
22 | * | |
23 | * Or, alternatively | |
24 | * | |
25 | * b) Permission is hereby granted, free of charge, to any person | |
26 | * obtaining a copy of this software and associated documentation | |
27 | * files (the "Software"), to deal in the Software without | |
28 | * restriction, including without limitation the rights to use | |
29 | * copy, modify, merge, publish, distribute, sublicense, and/or | |
30 | * sell copies of the Software, and to permit persons to whom the | |
31 | * Software is furnished to do so, subject to the following | |
32 | * conditions: | |
33 | * | |
34 | * The above copyright notice and this permission notice shall be | |
35 | * included in all copies or substantial portions of the Software. | |
36 | * | |
37 | * THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND | |
38 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES | |
39 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
40 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
41 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY | |
42 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
43 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
44 | * OTHER DEALINGS IN THE SOFTWARE. | |
7837feff TP |
45 | */ |
46 | ||
47 | /dts-v1/; | |
48 | #include "armada-xp-mv78460.dtsi" | |
49 | ||
50 | / { | |
51 | model = "Marvell Armada XP Matrix Board"; | |
52 | compatible = "marvell,axp-matrix", "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp"; | |
53 | ||
54 | chosen { | |
9552203c | 55 | stdout-path = "serial0:115200n8"; |
7837feff TP |
56 | }; |
57 | ||
6f477f43 | 58 | memory@0 { |
7837feff | 59 | device_type = "memory"; |
ebe021e2 TP |
60 | /* |
61 | * This board has 4 GB of RAM, but the last 256 MB of | |
62 | * RAM are not usable due to the overlap with the MBus | |
63 | * Window address range | |
64 | */ | |
65 | reg = <0 0x00000000 0 0xf0000000>; | |
7837feff TP |
66 | }; |
67 | ||
68 | soc { | |
69 | ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000 | |
c466d997 | 70 | MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 |
d7d5a43c TP |
71 | MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000 |
72 | MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000>; | |
7837feff TP |
73 | |
74 | internal-regs { | |
75 | serial@12000 { | |
7837feff TP |
76 | status = "okay"; |
77 | }; | |
78 | serial@12100 { | |
7837feff TP |
79 | status = "okay"; |
80 | }; | |
81 | serial@12200 { | |
7837feff TP |
82 | status = "okay"; |
83 | }; | |
84 | serial@12300 { | |
7837feff TP |
85 | status = "okay"; |
86 | }; | |
87 | ||
88 | sata@a0000 { | |
89 | nr-ports = <2>; | |
90 | status = "okay"; | |
91 | }; | |
92 | ||
93 | ethernet@30000 { | |
94 | status = "okay"; | |
95 | phy-mode = "sgmii"; | |
84f6e11f TP |
96 | fixed-link { |
97 | speed = <1000>; | |
98 | full-duplex; | |
99 | }; | |
7837feff TP |
100 | }; |
101 | ||
7837feff TP |
102 | usb@50000 { |
103 | status = "okay"; | |
104 | }; | |
105 | }; | |
106 | }; | |
107 | }; | |
007d05d8 GC |
108 | |
109 | &pciec { | |
110 | status = "okay"; | |
111 | ||
112 | pcie@1,0 { | |
113 | /* Port 0, Lane 0 */ | |
114 | status = "okay"; | |
115 | }; | |
116 | }; |