]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | // SPDX-License-Identifier: GPL-2.0 |
fe7bf9dc LW |
2 | /* |
3 | * Device Tree file for the Gemini-based Raidsonic NAS IB-4220-B | |
4 | */ | |
5 | ||
6 | /dts-v1/; | |
7 | ||
8 | #include "gemini.dtsi" | |
9 | #include <dt-bindings/input/input.h> | |
10 | ||
11 | / { | |
12 | model = "Raidsonic NAS IB-4220-B"; | |
13 | compatible = "raidsonic,ib-4220-b", "cortina,gemini"; | |
14 | #address-cells = <1>; | |
15 | #size-cells = <1>; | |
16 | ||
e7c88159 | 17 | memory@0 { /* 128 MB */ |
fe7bf9dc LW |
18 | device_type = "memory"; |
19 | reg = <0x00000000 0x8000000>; | |
20 | }; | |
21 | ||
22 | chosen { | |
23 | bootargs = "console=ttyS0,19200n8"; | |
24 | stdout-path = &uart0; | |
25 | }; | |
26 | ||
27 | gpio_keys { | |
28 | compatible = "gpio-keys"; | |
fe7bf9dc | 29 | |
e7c88159 | 30 | button-setup { |
c0b20bac | 31 | debounce-interval = <50>; |
fe7bf9dc LW |
32 | wakeup-source; |
33 | linux,code = <KEY_SETUP>; | |
34 | label = "Backup button"; | |
f328c2ea | 35 | /* Conflict with TVC */ |
fe7bf9dc LW |
36 | gpios = <&gpio1 29 GPIO_ACTIVE_LOW>; |
37 | }; | |
e7c88159 | 38 | button-restart { |
c0b20bac | 39 | debounce-interval = <50>; |
fe7bf9dc LW |
40 | wakeup-source; |
41 | linux,code = <KEY_RESTART>; | |
42 | label = "Softreset button"; | |
f328c2ea | 43 | /* Conflict with TVC */ |
fe7bf9dc LW |
44 | gpios = <&gpio1 31 GPIO_ACTIVE_LOW>; |
45 | }; | |
46 | }; | |
47 | ||
48 | leds { | |
49 | compatible = "gpio-leds"; | |
e7c88159 | 50 | led-orange-hdd { |
fe7bf9dc | 51 | label = "nas4220b:orange:hdd"; |
f328c2ea | 52 | /* Conflict with TVC */ |
fe7bf9dc LW |
53 | gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>; |
54 | default-state = "on"; | |
55 | }; | |
e7c88159 | 56 | led-green-os { |
fe7bf9dc | 57 | label = "nas4220b:green:os"; |
f328c2ea | 58 | /* Conflict with TVC */ |
fe7bf9dc LW |
59 | gpios = <&gpio1 30 GPIO_ACTIVE_HIGH>; |
60 | default-state = "on"; | |
61 | linux,default-trigger = "heartbeat"; | |
62 | }; | |
63 | }; | |
64 | ||
66b2238c LW |
65 | mdio0: ethernet-phy { |
66 | compatible = "virtual,mdio-gpio"; | |
67 | gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */ | |
68 | <&gpio0 21 GPIO_ACTIVE_HIGH>; /* MDIO */ | |
69 | #address-cells = <1>; | |
70 | #size-cells = <0>; | |
71 | ||
72 | phy0: ethernet-phy@1 { | |
73 | reg = <1>; | |
74 | device_type = "ethernet-phy"; | |
75 | }; | |
76 | }; | |
77 | ||
fe7bf9dc LW |
78 | soc { |
79 | flash@30000000 { | |
80 | status = "okay"; | |
81 | /* 16MB of flash */ | |
82 | reg = <0x30000000 0x01000000>; | |
83 | ||
84 | partition@0 { | |
85 | label = "RedBoot"; | |
86 | reg = <0x00000000 0x00020000>; | |
87 | read-only; | |
88 | }; | |
89 | partition@20000 { | |
90 | label = "Kernel"; | |
91 | reg = <0x00020000 0x00300000>; | |
92 | }; | |
93 | partition@320000 { | |
94 | label = "Ramdisk"; | |
95 | reg = <0x00320000 0x00600000>; | |
96 | }; | |
97 | partition@920000 { | |
98 | label = "Application"; | |
99 | reg = <0x00920000 0x00600000>; | |
100 | }; | |
101 | partition@f20000 { | |
102 | label = "VCTL"; | |
103 | reg = <0x00f20000 0x00020000>; | |
104 | read-only; | |
105 | }; | |
106 | partition@f40000 { | |
107 | label = "CurConf"; | |
108 | reg = <0x00f40000 0x000a0000>; | |
109 | read-only; | |
110 | }; | |
111 | partition@fe0000 { | |
112 | label = "FIS directory"; | |
113 | reg = <0x00fe0000 0x00020000>; | |
114 | read-only; | |
115 | }; | |
116 | }; | |
0d7a2c35 | 117 | |
f328c2ea LW |
118 | syscon: syscon@40000000 { |
119 | pinctrl { | |
120 | /* | |
121 | * gpio1dgrp cover line 28-31 otherwise used | |
122 | * by TVC. | |
123 | */ | |
124 | gpio1_default_pins: pinctrl-gpio1 { | |
125 | mux { | |
126 | function = "gpio1"; | |
127 | groups = "gpio1dgrp"; | |
128 | }; | |
129 | }; | |
95220046 LW |
130 | pinctrl-gmii { |
131 | mux { | |
132 | function = "gmii"; | |
133 | groups = "gmii_gmac0_grp"; | |
134 | }; | |
1c3bc8fb | 135 | /* Settings come from OpenWRT, pins on SL3516 */ |
95220046 | 136 | conf0 { |
1c3bc8fb | 137 | pins = "V8 GMAC0 RXDV", "T10 GMAC1 RXDV"; |
95220046 LW |
138 | skew-delay = <0>; |
139 | }; | |
140 | conf1 { | |
1c3bc8fb | 141 | pins = "Y7 GMAC0 RXC", "Y11 GMAC1 RXC"; |
95220046 LW |
142 | skew-delay = <15>; |
143 | }; | |
144 | conf2 { | |
1c3bc8fb | 145 | pins = "T8 GMAC0 TXEN", "W11 GMAC1 TXEN"; |
95220046 LW |
146 | skew-delay = <7>; |
147 | }; | |
148 | conf3 { | |
1c3bc8fb | 149 | pins = "U8 GMAC0 TXC"; |
95220046 LW |
150 | skew-delay = <11>; |
151 | }; | |
152 | conf4 { | |
1c3bc8fb | 153 | pins = "V11 GMAC1 TXC"; |
95220046 LW |
154 | skew-delay = <10>; |
155 | }; | |
156 | conf5 { | |
157 | /* The data lines all have default skew */ | |
1c3bc8fb LW |
158 | pins = "W8 GMAC0 RXD0", "V9 GMAC0 RXD1", |
159 | "Y8 GMAC0 RXD2", "U9 GMAC0 RXD3", | |
160 | "T7 GMAC0 TXD0", "U6 GMAC0 TXD1", | |
161 | "V7 GMAC0 TXD2", "U7 GMAC0 TXD3", | |
162 | "Y12 GMAC1 RXD0", "V12 GMAC1 RXD1", | |
163 | "T11 GMAC1 RXD2", "W12 GMAC1 RXD3", | |
164 | "U10 GMAC1 TXD0", "Y10 GMAC1 TXD1", | |
165 | "W10 GMAC1 TXD2", "T9 GMAC1 TXD3"; | |
95220046 LW |
166 | skew-delay = <7>; |
167 | }; | |
168 | /* Set up drive strength on GMAC0 to 16 mA */ | |
169 | conf6 { | |
170 | groups = "gmii_gmac0_grp"; | |
171 | drive-strength = <16>; | |
172 | }; | |
173 | }; | |
f328c2ea LW |
174 | }; |
175 | }; | |
176 | ||
0d7a2c35 LW |
177 | sata: sata@46000000 { |
178 | cortina,gemini-ata-muxmode = <0>; | |
179 | cortina,gemini-enable-sata-bridge; | |
180 | status = "okay"; | |
181 | }; | |
182 | ||
f328c2ea LW |
183 | gpio1: gpio@4e000000 { |
184 | pinctrl-names = "default"; | |
185 | pinctrl-0 = <&gpio1_default_pins>; | |
186 | }; | |
187 | ||
95220046 LW |
188 | ethernet@60000000 { |
189 | status = "okay"; | |
190 | ||
191 | ethernet-port@0 { | |
192 | phy-mode = "rgmii"; | |
193 | phy-handle = <&phy0>; | |
194 | }; | |
195 | ethernet-port@1 { | |
196 | /* Not used in this platform */ | |
197 | }; | |
198 | }; | |
199 | ||
0d7a2c35 LW |
200 | ata@63000000 { |
201 | status = "okay"; | |
202 | }; | |
56cb2d8e LW |
203 | |
204 | ata@63400000 { | |
205 | status = "okay"; | |
206 | }; | |
fe7bf9dc LW |
207 | }; |
208 | }; |