]>
Commit | Line | Data |
---|---|---|
a4f3ac4d ST |
1 | /* |
2 | * Copyright 2012 Steffen Trumtrar, Pengutronix | |
3 | * | |
4 | * based on imx27.dtsi | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it under | |
7 | * the terms of the GNU General Public License version 2 as published by the | |
8 | * Free Software Foundation. | |
9 | */ | |
10 | ||
a4f3ac4d ST |
11 | #include "imx35-pinfunc.h" |
12 | ||
13 | / { | |
7f107887 FE |
14 | #address-cells = <1>; |
15 | #size-cells = <1>; | |
16 | ||
a4f3ac4d | 17 | aliases { |
22970070 | 18 | ethernet0 = &fec; |
a4f3ac4d ST |
19 | gpio0 = &gpio1; |
20 | gpio1 = &gpio2; | |
21 | gpio2 = &gpio3; | |
22 | serial0 = &uart1; | |
23 | serial1 = &uart2; | |
24 | serial2 = &uart3; | |
25 | spi0 = &spi1; | |
26 | spi1 = &spi2; | |
27 | }; | |
28 | ||
29 | cpus { | |
30 | #address-cells = <0>; | |
31 | #size-cells = <0>; | |
32 | ||
33 | cpu { | |
b2bbb166 | 34 | compatible = "arm,arm1136jf-s"; |
a4f3ac4d ST |
35 | device_type = "cpu"; |
36 | }; | |
37 | }; | |
38 | ||
39 | avic: avic-interrupt-controller@68000000 { | |
40 | compatible = "fsl,imx35-avic", "fsl,avic"; | |
41 | interrupt-controller; | |
42 | #interrupt-cells = <1>; | |
43 | reg = <0x68000000 0x10000000>; | |
44 | }; | |
45 | ||
46 | soc { | |
47 | #address-cells = <1>; | |
48 | #size-cells = <1>; | |
49 | compatible = "simple-bus"; | |
50 | interrupt-parent = <&avic>; | |
51 | ranges; | |
52 | ||
53 | L2: l2-cache@30000000 { | |
54 | compatible = "arm,l210-cache"; | |
55 | reg = <0x30000000 0x1000>; | |
56 | cache-unified; | |
57 | cache-level = <2>; | |
58 | }; | |
59 | ||
60 | aips1: aips@43f00000 { | |
61 | compatible = "fsl,aips", "simple-bus"; | |
62 | #address-cells = <1>; | |
63 | #size-cells = <1>; | |
64 | reg = <0x43f00000 0x100000>; | |
65 | ranges; | |
66 | ||
67 | i2c1: i2c@43f80000 { | |
68 | #address-cells = <1>; | |
69 | #size-cells = <0>; | |
70 | compatible = "fsl,imx35-i2c", "fsl,imx1-i2c"; | |
71 | reg = <0x43f80000 0x4000>; | |
72 | clocks = <&clks 51>; | |
73 | clock-names = "ipg_per"; | |
74 | interrupts = <10>; | |
75 | status = "disabled"; | |
76 | }; | |
77 | ||
78 | i2c3: i2c@43f84000 { | |
79 | #address-cells = <1>; | |
80 | #size-cells = <0>; | |
81 | compatible = "fsl,imx35-i2c", "fsl,imx1-i2c"; | |
82 | reg = <0x43f84000 0x4000>; | |
83 | clocks = <&clks 53>; | |
84 | clock-names = "ipg_per"; | |
85 | interrupts = <3>; | |
86 | status = "disabled"; | |
87 | }; | |
88 | ||
89 | uart1: serial@43f90000 { | |
90 | compatible = "fsl,imx35-uart", "fsl,imx21-uart"; | |
91 | reg = <0x43f90000 0x4000>; | |
92 | clocks = <&clks 9>, <&clks 70>; | |
93 | clock-names = "ipg", "per"; | |
94 | interrupts = <45>; | |
95 | status = "disabled"; | |
96 | }; | |
97 | ||
98 | uart2: serial@43f94000 { | |
99 | compatible = "fsl,imx35-uart", "fsl,imx21-uart"; | |
100 | reg = <0x43f94000 0x4000>; | |
101 | clocks = <&clks 9>, <&clks 71>; | |
102 | clock-names = "ipg", "per"; | |
103 | interrupts = <32>; | |
104 | status = "disabled"; | |
105 | }; | |
106 | ||
107 | i2c2: i2c@43f98000 { | |
108 | #address-cells = <1>; | |
109 | #size-cells = <0>; | |
110 | compatible = "fsl,imx35-i2c", "fsl,imx1-i2c"; | |
111 | reg = <0x43f98000 0x4000>; | |
112 | clocks = <&clks 52>; | |
113 | clock-names = "ipg_per"; | |
114 | interrupts = <4>; | |
115 | status = "disabled"; | |
116 | }; | |
117 | ||
118 | ssi1: ssi@43fa0000 { | |
6ff7f51e | 119 | #sound-dai-cells = <0>; |
a4f3ac4d ST |
120 | compatible = "fsl,imx35-ssi", "fsl,imx21-ssi"; |
121 | reg = <0x43fa0000 0x4000>; | |
122 | interrupts = <11>; | |
123 | clocks = <&clks 68>; | |
124 | dmas = <&sdma 28 0 0>, | |
125 | <&sdma 29 0 0>; | |
126 | dma-names = "rx", "tx"; | |
127 | fsl,fifo-depth = <15>; | |
128 | status = "disabled"; | |
129 | }; | |
130 | ||
131 | spi1: cspi@43fa4000 { | |
132 | #address-cells = <1>; | |
133 | #size-cells = <0>; | |
134 | compatible = "fsl,imx35-cspi"; | |
135 | reg = <0x43fa4000 0x4000>; | |
136 | clocks = <&clks 35 &clks 35>; | |
137 | clock-names = "ipg", "per"; | |
138 | interrupts = <14>; | |
139 | status = "disabled"; | |
140 | }; | |
141 | ||
d8c8c70c AK |
142 | kpp: kpp@43fa8000 { |
143 | compatible = "fsl,imx35-kpp", "fsl,imx21-kpp"; | |
144 | reg = <0x43fa8000 0x4000>; | |
145 | interrupts = <24>; | |
146 | clocks = <&clks 56>; | |
147 | status = "disabled"; | |
148 | }; | |
149 | ||
a4f3ac4d ST |
150 | iomuxc: iomuxc@43fac000 { |
151 | compatible = "fsl,imx35-iomuxc"; | |
152 | reg = <0x43fac000 0x4000>; | |
153 | }; | |
154 | }; | |
155 | ||
156 | spba: spba-bus@50000000 { | |
157 | compatible = "fsl,spba-bus", "simple-bus"; | |
158 | #address-cells = <1>; | |
159 | #size-cells = <1>; | |
160 | reg = <0x50000000 0x100000>; | |
161 | ranges; | |
162 | ||
163 | uart3: serial@5000c000 { | |
164 | compatible = "fsl,imx35-uart", "fsl,imx21-uart"; | |
165 | reg = <0x5000c000 0x4000>; | |
166 | clocks = <&clks 9>, <&clks 72>; | |
167 | clock-names = "ipg", "per"; | |
168 | interrupts = <18>; | |
169 | status = "disabled"; | |
170 | }; | |
171 | ||
172 | spi2: cspi@50010000 { | |
173 | #address-cells = <1>; | |
174 | #size-cells = <0>; | |
175 | compatible = "fsl,imx35-cspi"; | |
176 | reg = <0x50010000 0x4000>; | |
177 | interrupts = <13>; | |
178 | clocks = <&clks 36 &clks 36>; | |
179 | clock-names = "ipg", "per"; | |
180 | status = "disabled"; | |
181 | }; | |
182 | ||
183 | fec: fec@50038000 { | |
184 | compatible = "fsl,imx35-fec", "fsl,imx27-fec"; | |
185 | reg = <0x50038000 0x4000>; | |
186 | clocks = <&clks 46>, <&clks 8>; | |
187 | clock-names = "ipg", "ahb"; | |
188 | interrupts = <57>; | |
189 | status = "disabled"; | |
190 | }; | |
191 | }; | |
192 | ||
193 | aips2: aips@53f00000 { | |
194 | compatible = "fsl,aips", "simple-bus"; | |
195 | #address-cells = <1>; | |
196 | #size-cells = <1>; | |
197 | reg = <0x53f00000 0x100000>; | |
198 | ranges; | |
199 | ||
200 | clks: ccm@53f80000 { | |
201 | compatible = "fsl,imx35-ccm"; | |
202 | reg = <0x53f80000 0x4000>; | |
203 | interrupts = <31>; | |
204 | #clock-cells = <1>; | |
205 | }; | |
206 | ||
0ebda1d3 AS |
207 | gpt: timer@53f90000 { |
208 | compatible = "fsl,imx35-gpt", "fsl,imx31-gpt"; | |
209 | reg = <0x53f90000 0x4000>; | |
210 | interrupts = <29>; | |
211 | clocks = <&clks 9>, <&clks 50>; | |
212 | clock-names = "ipg", "per"; | |
213 | }; | |
214 | ||
a4f3ac4d ST |
215 | gpio3: gpio@53fa4000 { |
216 | compatible = "fsl,imx35-gpio", "fsl,imx31-gpio"; | |
217 | reg = <0x53fa4000 0x4000>; | |
218 | interrupts = <56>; | |
219 | gpio-controller; | |
220 | #gpio-cells = <2>; | |
221 | interrupt-controller; | |
222 | #interrupt-cells = <2>; | |
223 | }; | |
224 | ||
225 | esdhc1: esdhc@53fb4000 { | |
226 | compatible = "fsl,imx35-esdhc"; | |
227 | reg = <0x53fb4000 0x4000>; | |
228 | interrupts = <7>; | |
229 | clocks = <&clks 9>, <&clks 8>, <&clks 43>; | |
230 | clock-names = "ipg", "ahb", "per"; | |
231 | status = "disabled"; | |
232 | }; | |
233 | ||
234 | esdhc2: esdhc@53fb8000 { | |
235 | compatible = "fsl,imx35-esdhc"; | |
236 | reg = <0x53fb8000 0x4000>; | |
237 | interrupts = <8>; | |
238 | clocks = <&clks 9>, <&clks 8>, <&clks 44>; | |
239 | clock-names = "ipg", "ahb", "per"; | |
240 | status = "disabled"; | |
241 | }; | |
242 | ||
243 | esdhc3: esdhc@53fbc000 { | |
244 | compatible = "fsl,imx35-esdhc"; | |
245 | reg = <0x53fbc000 0x4000>; | |
246 | interrupts = <9>; | |
247 | clocks = <&clks 9>, <&clks 8>, <&clks 45>; | |
248 | clock-names = "ipg", "ahb", "per"; | |
249 | status = "disabled"; | |
250 | }; | |
251 | ||
252 | audmux: audmux@53fc4000 { | |
253 | compatible = "fsl,imx35-audmux", "fsl,imx31-audmux"; | |
254 | reg = <0x53fc4000 0x4000>; | |
255 | status = "disabled"; | |
256 | }; | |
257 | ||
258 | gpio1: gpio@53fcc000 { | |
259 | compatible = "fsl,imx35-gpio", "fsl,imx31-gpio"; | |
260 | reg = <0x53fcc000 0x4000>; | |
261 | interrupts = <52>; | |
262 | gpio-controller; | |
263 | #gpio-cells = <2>; | |
264 | interrupt-controller; | |
265 | #interrupt-cells = <2>; | |
266 | }; | |
267 | ||
268 | gpio2: gpio@53fd0000 { | |
269 | compatible = "fsl,imx35-gpio", "fsl,imx31-gpio"; | |
270 | reg = <0x53fd0000 0x4000>; | |
271 | interrupts = <51>; | |
272 | gpio-controller; | |
273 | #gpio-cells = <2>; | |
274 | interrupt-controller; | |
275 | #interrupt-cells = <2>; | |
276 | }; | |
277 | ||
278 | sdma: sdma@53fd4000 { | |
279 | compatible = "fsl,imx35-sdma"; | |
280 | reg = <0x53fd4000 0x4000>; | |
281 | clocks = <&clks 9>, <&clks 65>; | |
282 | clock-names = "ipg", "ahb"; | |
283 | #dma-cells = <3>; | |
284 | interrupts = <34>; | |
285 | fsl,sdma-ram-script-name = "imx/sdma/sdma-imx35.bin"; | |
286 | }; | |
287 | ||
288 | wdog: wdog@53fdc000 { | |
289 | compatible = "fsl,imx35-wdt", "fsl,imx21-wdt"; | |
290 | reg = <0x53fdc000 0x4000>; | |
291 | clocks = <&clks 74>; | |
292 | clock-names = ""; | |
293 | interrupts = <55>; | |
294 | }; | |
295 | ||
296 | can1: can@53fe4000 { | |
297 | compatible = "fsl,imx35-flexcan", "fsl,p1010-flexcan"; | |
298 | reg = <0x53fe4000 0x1000>; | |
e053f96b DC |
299 | clocks = <&clks 33>, <&clks 33>; |
300 | clock-names = "ipg", "per"; | |
a4f3ac4d ST |
301 | interrupts = <43>; |
302 | status = "disabled"; | |
303 | }; | |
304 | ||
305 | can2: can@53fe8000 { | |
306 | compatible = "fsl,imx35-flexcan", "fsl,p1010-flexcan"; | |
307 | reg = <0x53fe8000 0x1000>; | |
e053f96b DC |
308 | clocks = <&clks 34>, <&clks 34>; |
309 | clock-names = "ipg", "per"; | |
a4f3ac4d ST |
310 | interrupts = <44>; |
311 | status = "disabled"; | |
312 | }; | |
313 | ||
f8979757 UKK |
314 | iim@53ff0000 { |
315 | compatible = "fsl,imx35-iim"; | |
316 | reg = <0x53ff0000 0x4000>; | |
317 | interrupts = <19>; | |
318 | clocks = <&clks 80>; | |
319 | }; | |
320 | ||
a4f3ac4d ST |
321 | usbotg: usb@53ff4000 { |
322 | compatible = "fsl,imx35-usb", "fsl,imx27-usb"; | |
323 | reg = <0x53ff4000 0x0200>; | |
324 | interrupts = <37>; | |
13ccd32b PC |
325 | clocks = <&clks 9>, <&clks 73>, <&clks 28>; |
326 | clock-names = "ipg", "ahb", "per"; | |
a4f3ac4d | 327 | fsl,usbmisc = <&usbmisc 0>; |
ff348251 | 328 | fsl,usbphy = <&usbphy0>; |
a4f3ac4d ST |
329 | status = "disabled"; |
330 | }; | |
331 | ||
332 | usbhost1: usb@53ff4400 { | |
333 | compatible = "fsl,imx35-usb", "fsl,imx27-usb"; | |
334 | reg = <0x53ff4400 0x0200>; | |
335 | interrupts = <35>; | |
13ccd32b PC |
336 | clocks = <&clks 9>, <&clks 73>, <&clks 28>; |
337 | clock-names = "ipg", "ahb", "per"; | |
a4f3ac4d | 338 | fsl,usbmisc = <&usbmisc 1>; |
ff348251 | 339 | fsl,usbphy = <&usbphy1>; |
3ec481ed | 340 | dr_mode = "host"; |
a4f3ac4d ST |
341 | status = "disabled"; |
342 | }; | |
343 | ||
344 | usbmisc: usbmisc@53ff4600 { | |
345 | #index-cells = <1>; | |
346 | compatible = "fsl,imx35-usbmisc"; | |
a4f3ac4d ST |
347 | reg = <0x53ff4600 0x00f>; |
348 | }; | |
349 | }; | |
350 | ||
351 | emi@80000000 { /* External Memory Interface */ | |
352 | compatible = "fsl,emi", "simple-bus"; | |
353 | #address-cells = <1>; | |
354 | #size-cells = <1>; | |
355 | reg = <0x80000000 0x40000000>; | |
356 | ranges; | |
357 | ||
358 | nfc: nand@bb000000 { | |
359 | #address-cells = <1>; | |
360 | #size-cells = <1>; | |
361 | compatible = "fsl,imx35-nand", "fsl,imx25-nand"; | |
362 | reg = <0xbb000000 0x2000>; | |
363 | clocks = <&clks 29>; | |
364 | clock-names = ""; | |
365 | interrupts = <33>; | |
366 | status = "disabled"; | |
367 | }; | |
368 | ||
369 | weim: weim@b8002000 { | |
370 | #address-cells = <2>; | |
371 | #size-cells = <1>; | |
372 | clocks = <&clks 0>; | |
373 | compatible = "fsl,imx35-weim", "fsl,imx27-weim"; | |
374 | reg = <0xb8002000 0x1000>; | |
375 | ranges = < | |
376 | 0 0 0xa0000000 0x8000000 | |
377 | 1 0 0xa8000000 0x8000000 | |
378 | 2 0 0xb0000000 0x2000000 | |
379 | 3 0 0xb2000000 0x2000000 | |
380 | 4 0 0xb4000000 0x2000000 | |
381 | 5 0 0xb6000000 0x2000000 | |
382 | >; | |
383 | status = "disabled"; | |
384 | }; | |
385 | }; | |
386 | }; | |
ff348251 DC |
387 | |
388 | usbphy { | |
389 | compatible = "simple-bus"; | |
390 | #address-cells = <1>; | |
391 | #size-cells = <0>; | |
392 | ||
393 | usbphy0: usb-phy@0 { | |
394 | reg = <0>; | |
395 | compatible = "usb-nop-xceiv"; | |
396 | }; | |
397 | ||
398 | usbphy1: usb-phy@1 { | |
399 | reg = <1>; | |
400 | compatible = "usb-nop-xceiv"; | |
401 | }; | |
402 | }; | |
a4f3ac4d | 403 | }; |