]>
Commit | Line | Data |
---|---|---|
7d740f87 SG |
1 | /* |
2 | * Copyright 2011 Freescale Semiconductor, Inc. | |
3 | * Copyright 2011 Linaro Ltd. | |
4 | * | |
5 | * The code contained herein is licensed under the GNU General Public | |
6 | * License. You may obtain a copy of the GNU General Public License | |
7 | * Version 2 or later at the following locations: | |
8 | * | |
9 | * http://www.opensource.org/licenses/gpl-license.html | |
10 | * http://www.gnu.org/copyleft/gpl.html | |
11 | */ | |
12 | ||
8888f651 | 13 | #include <dt-bindings/clock/imx6qdl-clock.h> |
07134a36 LS |
14 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
15 | ||
7d740f87 | 16 | / { |
7f107887 FE |
17 | #address-cells = <1>; |
18 | #size-cells = <1>; | |
a971c554 FE |
19 | /* |
20 | * The decompressor and also some bootloaders rely on a | |
21 | * pre-existing /chosen node to be available to insert the | |
22 | * command line and merge other ATAGS info. | |
23 | * Also for U-Boot there must be a pre-existing /memory node. | |
24 | */ | |
25 | chosen {}; | |
26 | memory { device_type = "memory"; reg = <0 0>; }; | |
7f107887 | 27 | |
7d740f87 | 28 | aliases { |
22970070 | 29 | ethernet0 = &fec; |
5f8fbc2c LW |
30 | can0 = &can1; |
31 | can1 = &can2; | |
5230f8fe SG |
32 | gpio0 = &gpio1; |
33 | gpio1 = &gpio2; | |
34 | gpio2 = &gpio3; | |
35 | gpio3 = &gpio4; | |
36 | gpio4 = &gpio5; | |
37 | gpio5 = &gpio6; | |
38 | gpio6 = &gpio7; | |
80fa0584 SH |
39 | i2c0 = &i2c1; |
40 | i2c1 = &i2c2; | |
41 | i2c2 = &i2c3; | |
41beef39 | 42 | ipu0 = &ipu1; |
fb06d65c SH |
43 | mmc0 = &usdhc1; |
44 | mmc1 = &usdhc2; | |
45 | mmc2 = &usdhc3; | |
46 | mmc3 = &usdhc4; | |
80fa0584 SH |
47 | serial0 = &uart1; |
48 | serial1 = &uart2; | |
49 | serial2 = &uart3; | |
50 | serial3 = &uart4; | |
51 | serial4 = &uart5; | |
52 | spi0 = &ecspi1; | |
53 | spi1 = &ecspi2; | |
54 | spi2 = &ecspi3; | |
55 | spi3 = &ecspi4; | |
8189c51f PC |
56 | usbphy0 = &usbphy1; |
57 | usbphy1 = &usbphy2; | |
7d740f87 SG |
58 | }; |
59 | ||
7d740f87 SG |
60 | clocks { |
61 | #address-cells = <1>; | |
62 | #size-cells = <0>; | |
63 | ||
64 | ckil { | |
65 | compatible = "fsl,imx-ckil", "fixed-clock"; | |
4b2b4043 | 66 | #clock-cells = <0>; |
7d740f87 SG |
67 | clock-frequency = <32768>; |
68 | }; | |
69 | ||
70 | ckih1 { | |
71 | compatible = "fsl,imx-ckih1", "fixed-clock"; | |
4b2b4043 | 72 | #clock-cells = <0>; |
7d740f87 SG |
73 | clock-frequency = <0>; |
74 | }; | |
75 | ||
76 | osc { | |
77 | compatible = "fsl,imx-osc", "fixed-clock"; | |
4b2b4043 | 78 | #clock-cells = <0>; |
7d740f87 SG |
79 | clock-frequency = <24000000>; |
80 | }; | |
81 | }; | |
82 | ||
83 | soc { | |
84 | #address-cells = <1>; | |
85 | #size-cells = <1>; | |
86 | compatible = "simple-bus"; | |
b923ff6a | 87 | interrupt-parent = <&gpc>; |
7d740f87 SG |
88 | ranges; |
89 | ||
f30fb03d | 90 | dma_apbh: dma-apbh@00110000 { |
e5d0f9f5 HS |
91 | compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh"; |
92 | reg = <0x00110000 0x2000>; | |
275c08b5 TK |
93 | interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>, |
94 | <0 13 IRQ_TYPE_LEVEL_HIGH>, | |
95 | <0 13 IRQ_TYPE_LEVEL_HIGH>, | |
96 | <0 13 IRQ_TYPE_LEVEL_HIGH>; | |
f30fb03d SG |
97 | interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3"; |
98 | #dma-cells = <1>; | |
99 | dma-channels = <4>; | |
8888f651 | 100 | clocks = <&clks IMX6QDL_CLK_APBH_DMA>; |
e5d0f9f5 HS |
101 | }; |
102 | ||
be4ccfce | 103 | gpmi: gpmi-nand@00112000 { |
0e87e043 SG |
104 | compatible = "fsl,imx6q-gpmi-nand"; |
105 | #address-cells = <1>; | |
106 | #size-cells = <1>; | |
107 | reg = <0x00112000 0x2000>, <0x00114000 0x2000>; | |
108 | reg-names = "gpmi-nand", "bch"; | |
275c08b5 | 109 | interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>; |
c7aa12a6 | 110 | interrupt-names = "bch"; |
8888f651 SG |
111 | clocks = <&clks IMX6QDL_CLK_GPMI_IO>, |
112 | <&clks IMX6QDL_CLK_GPMI_APB>, | |
113 | <&clks IMX6QDL_CLK_GPMI_BCH>, | |
114 | <&clks IMX6QDL_CLK_GPMI_BCH_APB>, | |
115 | <&clks IMX6QDL_CLK_PER1_BCH>; | |
0e87e043 SG |
116 | clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch", |
117 | "gpmi_bch_apb", "per1_bch"; | |
f30fb03d SG |
118 | dmas = <&dma_apbh 0>; |
119 | dma-names = "rx-tx"; | |
0e87e043 | 120 | status = "disabled"; |
cf922fa8 HS |
121 | }; |
122 | ||
ac4af82b LS |
123 | hdmi: hdmi@0120000 { |
124 | #address-cells = <1>; | |
125 | #size-cells = <0>; | |
126 | reg = <0x00120000 0x9000>; | |
127 | interrupts = <0 115 0x04>; | |
128 | gpr = <&gpr>; | |
129 | clocks = <&clks IMX6QDL_CLK_HDMI_IAHB>, | |
130 | <&clks IMX6QDL_CLK_HDMI_ISFR>; | |
131 | clock-names = "iahb", "isfr"; | |
132 | status = "disabled"; | |
133 | ||
134 | port@0 { | |
135 | reg = <0>; | |
136 | ||
137 | hdmi_mux_0: endpoint { | |
138 | remote-endpoint = <&ipu1_di0_hdmi>; | |
139 | }; | |
140 | }; | |
141 | ||
142 | port@1 { | |
143 | reg = <1>; | |
144 | ||
145 | hdmi_mux_1: endpoint { | |
146 | remote-endpoint = <&ipu1_di1_hdmi>; | |
147 | }; | |
148 | }; | |
149 | }; | |
150 | ||
419e202b LS |
151 | gpu_3d: gpu@00130000 { |
152 | compatible = "vivante,gc"; | |
153 | reg = <0x00130000 0x4000>; | |
154 | interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>; | |
155 | clocks = <&clks IMX6QDL_CLK_GPU3D_AXI>, | |
156 | <&clks IMX6QDL_CLK_GPU3D_CORE>, | |
157 | <&clks IMX6QDL_CLK_GPU3D_SHADER>; | |
158 | clock-names = "bus", "core", "shader"; | |
e761b82e | 159 | power-domains = <&pd_pu>; |
419e202b LS |
160 | }; |
161 | ||
162 | gpu_2d: gpu@00134000 { | |
163 | compatible = "vivante,gc"; | |
164 | reg = <0x00134000 0x4000>; | |
165 | interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>; | |
166 | clocks = <&clks IMX6QDL_CLK_GPU2D_AXI>, | |
167 | <&clks IMX6QDL_CLK_GPU2D_CORE>; | |
168 | clock-names = "bus", "core"; | |
e761b82e | 169 | power-domains = <&pd_pu>; |
419e202b LS |
170 | }; |
171 | ||
7d740f87 | 172 | timer@00a00600 { |
58458e03 MZ |
173 | compatible = "arm,cortex-a9-twd-timer"; |
174 | reg = <0x00a00600 0x20>; | |
175 | interrupts = <1 13 0xf01>; | |
b923ff6a | 176 | interrupt-parent = <&intc>; |
8888f651 | 177 | clocks = <&clks IMX6QDL_CLK_TWD>; |
7d740f87 SG |
178 | }; |
179 | ||
67157882 LS |
180 | intc: interrupt-controller@00a01000 { |
181 | compatible = "arm,cortex-a9-gic"; | |
182 | #interrupt-cells = <3>; | |
183 | interrupt-controller; | |
184 | reg = <0x00a01000 0x1000>, | |
185 | <0x00a00100 0x100>; | |
186 | interrupt-parent = <&intc>; | |
187 | }; | |
188 | ||
7d740f87 SG |
189 | L2: l2-cache@00a02000 { |
190 | compatible = "arm,pl310-cache"; | |
191 | reg = <0x00a02000 0x1000>; | |
275c08b5 | 192 | interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
193 | cache-unified; |
194 | cache-level = <2>; | |
5a5ca56e DB |
195 | arm,tag-latency = <4 2 3>; |
196 | arm,data-latency = <4 2 3>; | |
74332d75 | 197 | arm,shared-override; |
7d740f87 SG |
198 | }; |
199 | ||
3e1b8577 | 200 | pcie: pcie@1ffc000 { |
3a57291f | 201 | compatible = "fsl,imx6q-pcie", "snps,dw-pcie"; |
fcd17303 LS |
202 | reg = <0x01ffc000 0x04000>, |
203 | <0x01f00000 0x80000>; | |
204 | reg-names = "dbi", "config"; | |
3a57291f SC |
205 | #address-cells = <3>; |
206 | #size-cells = <2>; | |
207 | device_type = "pci"; | |
3e1b8577 | 208 | bus-range = <0x00 0xff>; |
d9cf0a12 | 209 | ranges = <0x81000000 0 0 0x01f80000 0 0x00010000 /* downstream I/O */ |
3a57291f SC |
210 | 0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable memory */ |
211 | num-lanes = <1>; | |
92a7eb7c LS |
212 | interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; |
213 | interrupt-names = "msi"; | |
07134a36 LS |
214 | #interrupt-cells = <1>; |
215 | interrupt-map-mask = <0 0 0 0x7>; | |
1a9fa190 | 216 | interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, |
bf5393c5 JT |
217 | <0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, |
218 | <0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, | |
219 | <0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; | |
8888f651 SG |
220 | clocks = <&clks IMX6QDL_CLK_PCIE_AXI>, |
221 | <&clks IMX6QDL_CLK_LVDS1_GATE>, | |
222 | <&clks IMX6QDL_CLK_PCIE_REF_125M>; | |
92a7eb7c | 223 | clock-names = "pcie", "pcie_bus", "pcie_phy"; |
3a57291f SC |
224 | status = "disabled"; |
225 | }; | |
226 | ||
218abe6f DB |
227 | pmu { |
228 | compatible = "arm,cortex-a9-pmu"; | |
275c08b5 | 229 | interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>; |
218abe6f DB |
230 | }; |
231 | ||
7d740f87 SG |
232 | aips-bus@02000000 { /* AIPS1 */ |
233 | compatible = "fsl,aips-bus", "simple-bus"; | |
234 | #address-cells = <1>; | |
235 | #size-cells = <1>; | |
236 | reg = <0x02000000 0x100000>; | |
237 | ranges; | |
238 | ||
239 | spba-bus@02000000 { | |
240 | compatible = "fsl,spba-bus", "simple-bus"; | |
241 | #address-cells = <1>; | |
242 | #size-cells = <1>; | |
243 | reg = <0x02000000 0x40000>; | |
244 | ranges; | |
245 | ||
7b7d6727 | 246 | spdif: spdif@02004000 { |
c9d96df2 | 247 | compatible = "fsl,imx35-spdif"; |
7d740f87 | 248 | reg = <0x02004000 0x4000>; |
275c08b5 | 249 | interrupts = <0 52 IRQ_TYPE_LEVEL_HIGH>; |
c9d96df2 FE |
250 | dmas = <&sdma 14 18 0>, |
251 | <&sdma 15 18 0>; | |
252 | dma-names = "rx", "tx"; | |
833f2cbf SW |
253 | clocks = <&clks IMX6QDL_CLK_SPDIF_GCLK>, <&clks IMX6QDL_CLK_OSC>, |
254 | <&clks IMX6QDL_CLK_SPDIF>, <&clks IMX6QDL_CLK_ASRC>, | |
255 | <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_ESAI_EXTAL>, | |
f065e9e4 | 256 | <&clks IMX6QDL_CLK_IPG>, <&clks IMX6QDL_CLK_DUMMY>, |
833f2cbf | 257 | <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_SPBA>; |
c9d96df2 FE |
258 | clock-names = "core", "rxtx0", |
259 | "rxtx1", "rxtx2", | |
260 | "rxtx3", "rxtx4", | |
261 | "rxtx5", "rxtx6", | |
09d3059a | 262 | "rxtx7", "spba"; |
c9d96df2 | 263 | status = "disabled"; |
7d740f87 SG |
264 | }; |
265 | ||
7b7d6727 | 266 | ecspi1: ecspi@02008000 { |
7d740f87 SG |
267 | #address-cells = <1>; |
268 | #size-cells = <0>; | |
269 | compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi"; | |
270 | reg = <0x02008000 0x4000>; | |
275c08b5 | 271 | interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
272 | clocks = <&clks IMX6QDL_CLK_ECSPI1>, |
273 | <&clks IMX6QDL_CLK_ECSPI1>; | |
0e87e043 | 274 | clock-names = "ipg", "per"; |
dd4b487b | 275 | dmas = <&sdma 3 8 1>, <&sdma 4 8 2>; |
b3810c3d | 276 | dma-names = "rx", "tx"; |
7d740f87 SG |
277 | status = "disabled"; |
278 | }; | |
279 | ||
7b7d6727 | 280 | ecspi2: ecspi@0200c000 { |
7d740f87 SG |
281 | #address-cells = <1>; |
282 | #size-cells = <0>; | |
283 | compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi"; | |
284 | reg = <0x0200c000 0x4000>; | |
275c08b5 | 285 | interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
286 | clocks = <&clks IMX6QDL_CLK_ECSPI2>, |
287 | <&clks IMX6QDL_CLK_ECSPI2>; | |
0e87e043 | 288 | clock-names = "ipg", "per"; |
dd4b487b | 289 | dmas = <&sdma 5 8 1>, <&sdma 6 8 2>; |
b3810c3d | 290 | dma-names = "rx", "tx"; |
7d740f87 SG |
291 | status = "disabled"; |
292 | }; | |
293 | ||
7b7d6727 | 294 | ecspi3: ecspi@02010000 { |
7d740f87 SG |
295 | #address-cells = <1>; |
296 | #size-cells = <0>; | |
297 | compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi"; | |
298 | reg = <0x02010000 0x4000>; | |
275c08b5 | 299 | interrupts = <0 33 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
300 | clocks = <&clks IMX6QDL_CLK_ECSPI3>, |
301 | <&clks IMX6QDL_CLK_ECSPI3>; | |
0e87e043 | 302 | clock-names = "ipg", "per"; |
dd4b487b | 303 | dmas = <&sdma 7 8 1>, <&sdma 8 8 2>; |
b3810c3d | 304 | dma-names = "rx", "tx"; |
7d740f87 SG |
305 | status = "disabled"; |
306 | }; | |
307 | ||
7b7d6727 | 308 | ecspi4: ecspi@02014000 { |
7d740f87 SG |
309 | #address-cells = <1>; |
310 | #size-cells = <0>; | |
311 | compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi"; | |
312 | reg = <0x02014000 0x4000>; | |
275c08b5 | 313 | interrupts = <0 34 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
314 | clocks = <&clks IMX6QDL_CLK_ECSPI4>, |
315 | <&clks IMX6QDL_CLK_ECSPI4>; | |
0e87e043 | 316 | clock-names = "ipg", "per"; |
dd4b487b | 317 | dmas = <&sdma 9 8 1>, <&sdma 10 8 2>; |
b3810c3d | 318 | dma-names = "rx", "tx"; |
7d740f87 SG |
319 | status = "disabled"; |
320 | }; | |
321 | ||
0c456cfa | 322 | uart1: serial@02020000 { |
7d740f87 SG |
323 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
324 | reg = <0x02020000 0x4000>; | |
275c08b5 | 325 | interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
326 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, |
327 | <&clks IMX6QDL_CLK_UART_SERIAL>; | |
0e87e043 | 328 | clock-names = "ipg", "per"; |
72a5cebf HS |
329 | dmas = <&sdma 25 4 0>, <&sdma 26 4 0>; |
330 | dma-names = "rx", "tx"; | |
7d740f87 SG |
331 | status = "disabled"; |
332 | }; | |
333 | ||
7b7d6727 | 334 | esai: esai@02024000 { |
97dae859 SW |
335 | #sound-dai-cells = <0>; |
336 | compatible = "fsl,imx35-esai"; | |
7d740f87 | 337 | reg = <0x02024000 0x4000>; |
275c08b5 | 338 | interrupts = <0 51 IRQ_TYPE_LEVEL_HIGH>; |
97dae859 SW |
339 | clocks = <&clks IMX6QDL_CLK_ESAI_IPG>, |
340 | <&clks IMX6QDL_CLK_ESAI_MEM>, | |
341 | <&clks IMX6QDL_CLK_ESAI_EXTAL>, | |
342 | <&clks IMX6QDL_CLK_ESAI_IPG>, | |
343 | <&clks IMX6QDL_CLK_SPBA>; | |
09d3059a | 344 | clock-names = "core", "mem", "extal", "fsys", "spba"; |
97dae859 SW |
345 | dmas = <&sdma 23 21 0>, <&sdma 24 21 0>; |
346 | dma-names = "rx", "tx"; | |
347 | status = "disabled"; | |
7d740f87 SG |
348 | }; |
349 | ||
b1a5da8e | 350 | ssi1: ssi@02028000 { |
6ff7f51e | 351 | #sound-dai-cells = <0>; |
98ea6ad2 | 352 | compatible = "fsl,imx6q-ssi", |
4c03527e | 353 | "fsl,imx51-ssi"; |
7d740f87 | 354 | reg = <0x02028000 0x4000>; |
275c08b5 | 355 | interrupts = <0 46 IRQ_TYPE_LEVEL_HIGH>; |
935632e9 SW |
356 | clocks = <&clks IMX6QDL_CLK_SSI1_IPG>, |
357 | <&clks IMX6QDL_CLK_SSI1>; | |
358 | clock-names = "ipg", "baud"; | |
5da826ab SG |
359 | dmas = <&sdma 37 1 0>, |
360 | <&sdma 38 1 0>; | |
361 | dma-names = "rx", "tx"; | |
b1a5da8e | 362 | fsl,fifo-depth = <15>; |
b1a5da8e | 363 | status = "disabled"; |
7d740f87 SG |
364 | }; |
365 | ||
b1a5da8e | 366 | ssi2: ssi@0202c000 { |
6ff7f51e | 367 | #sound-dai-cells = <0>; |
98ea6ad2 | 368 | compatible = "fsl,imx6q-ssi", |
4c03527e | 369 | "fsl,imx51-ssi"; |
7d740f87 | 370 | reg = <0x0202c000 0x4000>; |
275c08b5 | 371 | interrupts = <0 47 IRQ_TYPE_LEVEL_HIGH>; |
935632e9 SW |
372 | clocks = <&clks IMX6QDL_CLK_SSI2_IPG>, |
373 | <&clks IMX6QDL_CLK_SSI2>; | |
374 | clock-names = "ipg", "baud"; | |
5da826ab SG |
375 | dmas = <&sdma 41 1 0>, |
376 | <&sdma 42 1 0>; | |
377 | dma-names = "rx", "tx"; | |
b1a5da8e | 378 | fsl,fifo-depth = <15>; |
b1a5da8e | 379 | status = "disabled"; |
7d740f87 SG |
380 | }; |
381 | ||
b1a5da8e | 382 | ssi3: ssi@02030000 { |
6ff7f51e | 383 | #sound-dai-cells = <0>; |
98ea6ad2 | 384 | compatible = "fsl,imx6q-ssi", |
4c03527e | 385 | "fsl,imx51-ssi"; |
7d740f87 | 386 | reg = <0x02030000 0x4000>; |
275c08b5 | 387 | interrupts = <0 48 IRQ_TYPE_LEVEL_HIGH>; |
935632e9 SW |
388 | clocks = <&clks IMX6QDL_CLK_SSI3_IPG>, |
389 | <&clks IMX6QDL_CLK_SSI3>; | |
390 | clock-names = "ipg", "baud"; | |
5da826ab SG |
391 | dmas = <&sdma 45 1 0>, |
392 | <&sdma 46 1 0>; | |
393 | dma-names = "rx", "tx"; | |
b1a5da8e | 394 | fsl,fifo-depth = <15>; |
b1a5da8e | 395 | status = "disabled"; |
7d740f87 SG |
396 | }; |
397 | ||
7b7d6727 | 398 | asrc: asrc@02034000 { |
97dae859 | 399 | compatible = "fsl,imx53-asrc"; |
7d740f87 | 400 | reg = <0x02034000 0x4000>; |
275c08b5 | 401 | interrupts = <0 50 IRQ_TYPE_LEVEL_HIGH>; |
97dae859 SW |
402 | clocks = <&clks IMX6QDL_CLK_ASRC_IPG>, |
403 | <&clks IMX6QDL_CLK_ASRC_MEM>, <&clks 0>, | |
404 | <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, | |
405 | <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, | |
406 | <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, | |
407 | <&clks IMX6QDL_CLK_ASRC>, <&clks 0>, <&clks 0>, | |
408 | <&clks IMX6QDL_CLK_SPBA>; | |
409 | clock-names = "mem", "ipg", "asrck_0", | |
410 | "asrck_1", "asrck_2", "asrck_3", "asrck_4", | |
411 | "asrck_5", "asrck_6", "asrck_7", "asrck_8", | |
412 | "asrck_9", "asrck_a", "asrck_b", "asrck_c", | |
09d3059a | 413 | "asrck_d", "asrck_e", "asrck_f", "spba"; |
97dae859 SW |
414 | dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>, |
415 | <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>; | |
416 | dma-names = "rxa", "rxb", "rxc", | |
417 | "txa", "txb", "txc"; | |
418 | fsl,asrc-rate = <48000>; | |
419 | fsl,asrc-width = <16>; | |
420 | status = "okay"; | |
7d740f87 SG |
421 | }; |
422 | ||
423 | spba@0203c000 { | |
424 | reg = <0x0203c000 0x4000>; | |
425 | }; | |
426 | }; | |
427 | ||
7b7d6727 | 428 | vpu: vpu@02040000 { |
a04a0b6f | 429 | compatible = "cnm,coda960"; |
7d740f87 | 430 | reg = <0x02040000 0x3c000>; |
b2faf1a1 PZ |
431 | interrupts = <0 12 IRQ_TYPE_LEVEL_HIGH>, |
432 | <0 3 IRQ_TYPE_LEVEL_HIGH>; | |
a04a0b6f PZ |
433 | interrupt-names = "bit", "jpeg"; |
434 | clocks = <&clks IMX6QDL_CLK_VPU_AXI>, | |
c9997ba2 FE |
435 | <&clks IMX6QDL_CLK_MMDC_CH0_AXI>; |
436 | clock-names = "per", "ahb"; | |
e761b82e | 437 | power-domains = <&pd_pu>; |
a04a0b6f PZ |
438 | resets = <&src 1>; |
439 | iram = <&ocram>; | |
7d740f87 SG |
440 | }; |
441 | ||
442 | aipstz@0207c000 { /* AIPSTZ1 */ | |
443 | reg = <0x0207c000 0x4000>; | |
444 | }; | |
445 | ||
7b7d6727 | 446 | pwm1: pwm@02080000 { |
33b38587 SH |
447 | #pwm-cells = <2>; |
448 | compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm"; | |
7d740f87 | 449 | reg = <0x02080000 0x4000>; |
275c08b5 | 450 | interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
451 | clocks = <&clks IMX6QDL_CLK_IPG>, |
452 | <&clks IMX6QDL_CLK_PWM1>; | |
33b38587 | 453 | clock-names = "ipg", "per"; |
e2675266 | 454 | status = "disabled"; |
7d740f87 SG |
455 | }; |
456 | ||
7b7d6727 | 457 | pwm2: pwm@02084000 { |
33b38587 SH |
458 | #pwm-cells = <2>; |
459 | compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm"; | |
7d740f87 | 460 | reg = <0x02084000 0x4000>; |
275c08b5 | 461 | interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
462 | clocks = <&clks IMX6QDL_CLK_IPG>, |
463 | <&clks IMX6QDL_CLK_PWM2>; | |
33b38587 | 464 | clock-names = "ipg", "per"; |
e2675266 | 465 | status = "disabled"; |
7d740f87 SG |
466 | }; |
467 | ||
7b7d6727 | 468 | pwm3: pwm@02088000 { |
33b38587 SH |
469 | #pwm-cells = <2>; |
470 | compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm"; | |
7d740f87 | 471 | reg = <0x02088000 0x4000>; |
275c08b5 | 472 | interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
473 | clocks = <&clks IMX6QDL_CLK_IPG>, |
474 | <&clks IMX6QDL_CLK_PWM3>; | |
33b38587 | 475 | clock-names = "ipg", "per"; |
e2675266 | 476 | status = "disabled"; |
7d740f87 SG |
477 | }; |
478 | ||
7b7d6727 | 479 | pwm4: pwm@0208c000 { |
33b38587 SH |
480 | #pwm-cells = <2>; |
481 | compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm"; | |
7d740f87 | 482 | reg = <0x0208c000 0x4000>; |
275c08b5 | 483 | interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
484 | clocks = <&clks IMX6QDL_CLK_IPG>, |
485 | <&clks IMX6QDL_CLK_PWM4>; | |
33b38587 | 486 | clock-names = "ipg", "per"; |
e2675266 | 487 | status = "disabled"; |
7d740f87 SG |
488 | }; |
489 | ||
7b7d6727 | 490 | can1: flexcan@02090000 { |
0f225212 | 491 | compatible = "fsl,imx6q-flexcan"; |
7d740f87 | 492 | reg = <0x02090000 0x4000>; |
275c08b5 | 493 | interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
494 | clocks = <&clks IMX6QDL_CLK_CAN1_IPG>, |
495 | <&clks IMX6QDL_CLK_CAN1_SERIAL>; | |
0f225212 | 496 | clock-names = "ipg", "per"; |
a1135337 | 497 | status = "disabled"; |
7d740f87 SG |
498 | }; |
499 | ||
7b7d6727 | 500 | can2: flexcan@02094000 { |
0f225212 | 501 | compatible = "fsl,imx6q-flexcan"; |
7d740f87 | 502 | reg = <0x02094000 0x4000>; |
275c08b5 | 503 | interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
504 | clocks = <&clks IMX6QDL_CLK_CAN2_IPG>, |
505 | <&clks IMX6QDL_CLK_CAN2_SERIAL>; | |
0f225212 | 506 | clock-names = "ipg", "per"; |
a1135337 | 507 | status = "disabled"; |
7d740f87 SG |
508 | }; |
509 | ||
7b7d6727 | 510 | gpt: gpt@02098000 { |
97b108f9 | 511 | compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt"; |
7d740f87 | 512 | reg = <0x02098000 0x4000>; |
275c08b5 | 513 | interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 514 | clocks = <&clks IMX6QDL_CLK_GPT_IPG>, |
2b2244a3 AH |
515 | <&clks IMX6QDL_CLK_GPT_IPG_PER>, |
516 | <&clks IMX6QDL_CLK_GPT_3M>; | |
517 | clock-names = "ipg", "per", "osc_per"; | |
7d740f87 SG |
518 | }; |
519 | ||
4d191868 | 520 | gpio1: gpio@0209c000 { |
aeb27748 | 521 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 522 | reg = <0x0209c000 0x4000>; |
275c08b5 TK |
523 | interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>, |
524 | <0 67 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
525 | gpio-controller; |
526 | #gpio-cells = <2>; | |
527 | interrupt-controller; | |
88cde8b7 | 528 | #interrupt-cells = <2>; |
7d740f87 SG |
529 | }; |
530 | ||
4d191868 | 531 | gpio2: gpio@020a0000 { |
aeb27748 | 532 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 533 | reg = <0x020a0000 0x4000>; |
275c08b5 TK |
534 | interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>, |
535 | <0 69 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
536 | gpio-controller; |
537 | #gpio-cells = <2>; | |
538 | interrupt-controller; | |
88cde8b7 | 539 | #interrupt-cells = <2>; |
7d740f87 SG |
540 | }; |
541 | ||
4d191868 | 542 | gpio3: gpio@020a4000 { |
aeb27748 | 543 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 544 | reg = <0x020a4000 0x4000>; |
275c08b5 TK |
545 | interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>, |
546 | <0 71 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
547 | gpio-controller; |
548 | #gpio-cells = <2>; | |
549 | interrupt-controller; | |
88cde8b7 | 550 | #interrupt-cells = <2>; |
7d740f87 SG |
551 | }; |
552 | ||
4d191868 | 553 | gpio4: gpio@020a8000 { |
aeb27748 | 554 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 555 | reg = <0x020a8000 0x4000>; |
275c08b5 TK |
556 | interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>, |
557 | <0 73 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
558 | gpio-controller; |
559 | #gpio-cells = <2>; | |
560 | interrupt-controller; | |
88cde8b7 | 561 | #interrupt-cells = <2>; |
7d740f87 SG |
562 | }; |
563 | ||
4d191868 | 564 | gpio5: gpio@020ac000 { |
aeb27748 | 565 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 566 | reg = <0x020ac000 0x4000>; |
275c08b5 TK |
567 | interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>, |
568 | <0 75 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
569 | gpio-controller; |
570 | #gpio-cells = <2>; | |
571 | interrupt-controller; | |
88cde8b7 | 572 | #interrupt-cells = <2>; |
7d740f87 SG |
573 | }; |
574 | ||
4d191868 | 575 | gpio6: gpio@020b0000 { |
aeb27748 | 576 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 577 | reg = <0x020b0000 0x4000>; |
275c08b5 TK |
578 | interrupts = <0 76 IRQ_TYPE_LEVEL_HIGH>, |
579 | <0 77 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
580 | gpio-controller; |
581 | #gpio-cells = <2>; | |
582 | interrupt-controller; | |
88cde8b7 | 583 | #interrupt-cells = <2>; |
7d740f87 SG |
584 | }; |
585 | ||
4d191868 | 586 | gpio7: gpio@020b4000 { |
aeb27748 | 587 | compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio"; |
7d740f87 | 588 | reg = <0x020b4000 0x4000>; |
275c08b5 TK |
589 | interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>, |
590 | <0 79 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
591 | gpio-controller; |
592 | #gpio-cells = <2>; | |
593 | interrupt-controller; | |
88cde8b7 | 594 | #interrupt-cells = <2>; |
7d740f87 SG |
595 | }; |
596 | ||
7b7d6727 | 597 | kpp: kpp@020b8000 { |
36d3a8f0 | 598 | compatible = "fsl,imx6q-kpp", "fsl,imx21-kpp"; |
7d740f87 | 599 | reg = <0x020b8000 0x4000>; |
275c08b5 | 600 | interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 601 | clocks = <&clks IMX6QDL_CLK_IPG>; |
1b6f2368 | 602 | status = "disabled"; |
7d740f87 SG |
603 | }; |
604 | ||
7b7d6727 | 605 | wdog1: wdog@020bc000 { |
7d740f87 SG |
606 | compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt"; |
607 | reg = <0x020bc000 0x4000>; | |
275c08b5 | 608 | interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 609 | clocks = <&clks IMX6QDL_CLK_DUMMY>; |
7d740f87 SG |
610 | }; |
611 | ||
7b7d6727 | 612 | wdog2: wdog@020c0000 { |
7d740f87 SG |
613 | compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt"; |
614 | reg = <0x020c0000 0x4000>; | |
275c08b5 | 615 | interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 616 | clocks = <&clks IMX6QDL_CLK_DUMMY>; |
7d740f87 SG |
617 | status = "disabled"; |
618 | }; | |
619 | ||
0e87e043 | 620 | clks: ccm@020c4000 { |
7d740f87 SG |
621 | compatible = "fsl,imx6q-ccm"; |
622 | reg = <0x020c4000 0x4000>; | |
275c08b5 TK |
623 | interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>, |
624 | <0 88 IRQ_TYPE_LEVEL_HIGH>; | |
0e87e043 | 625 | #clock-cells = <1>; |
7d740f87 SG |
626 | }; |
627 | ||
baa64151 DA |
628 | anatop: anatop@020c8000 { |
629 | compatible = "fsl,imx6q-anatop", "syscon", "simple-bus"; | |
7d740f87 | 630 | reg = <0x020c8000 0x1000>; |
275c08b5 TK |
631 | interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>, |
632 | <0 54 IRQ_TYPE_LEVEL_HIGH>, | |
633 | <0 127 IRQ_TYPE_LEVEL_HIGH>; | |
a1e327e6 | 634 | |
c77ebb45 | 635 | regulator-1p1 { |
a1e327e6 YCLP |
636 | compatible = "fsl,anatop-regulator"; |
637 | regulator-name = "vdd1p1"; | |
ecbf5e70 LS |
638 | regulator-min-microvolt = <1000000>; |
639 | regulator-max-microvolt = <1200000>; | |
a1e327e6 YCLP |
640 | regulator-always-on; |
641 | anatop-reg-offset = <0x110>; | |
642 | anatop-vol-bit-shift = <8>; | |
643 | anatop-vol-bit-width = <5>; | |
644 | anatop-min-bit-val = <4>; | |
645 | anatop-min-voltage = <800000>; | |
646 | anatop-max-voltage = <1375000>; | |
38281a47 | 647 | anatop-enable-bit = <0>; |
a1e327e6 YCLP |
648 | }; |
649 | ||
c77ebb45 | 650 | regulator-3p0 { |
a1e327e6 YCLP |
651 | compatible = "fsl,anatop-regulator"; |
652 | regulator-name = "vdd3p0"; | |
653 | regulator-min-microvolt = <2800000>; | |
654 | regulator-max-microvolt = <3150000>; | |
655 | regulator-always-on; | |
656 | anatop-reg-offset = <0x120>; | |
657 | anatop-vol-bit-shift = <8>; | |
658 | anatop-vol-bit-width = <5>; | |
659 | anatop-min-bit-val = <0>; | |
660 | anatop-min-voltage = <2625000>; | |
661 | anatop-max-voltage = <3400000>; | |
38281a47 | 662 | anatop-enable-bit = <0>; |
a1e327e6 YCLP |
663 | }; |
664 | ||
c77ebb45 | 665 | regulator-2p5 { |
a1e327e6 YCLP |
666 | compatible = "fsl,anatop-regulator"; |
667 | regulator-name = "vdd2p5"; | |
ecbf5e70 | 668 | regulator-min-microvolt = <2250000>; |
a1e327e6 YCLP |
669 | regulator-max-microvolt = <2750000>; |
670 | regulator-always-on; | |
671 | anatop-reg-offset = <0x130>; | |
672 | anatop-vol-bit-shift = <8>; | |
673 | anatop-vol-bit-width = <5>; | |
674 | anatop-min-bit-val = <0>; | |
993051b2 LS |
675 | anatop-min-voltage = <2100000>; |
676 | anatop-max-voltage = <2875000>; | |
38281a47 | 677 | anatop-enable-bit = <0>; |
a1e327e6 YCLP |
678 | }; |
679 | ||
c77ebb45 | 680 | reg_arm: regulator-vddcore { |
a1e327e6 | 681 | compatible = "fsl,anatop-regulator"; |
118c98a6 | 682 | regulator-name = "vddarm"; |
a1e327e6 YCLP |
683 | regulator-min-microvolt = <725000>; |
684 | regulator-max-microvolt = <1450000>; | |
685 | regulator-always-on; | |
686 | anatop-reg-offset = <0x140>; | |
687 | anatop-vol-bit-shift = <0>; | |
688 | anatop-vol-bit-width = <5>; | |
46743dd6 AH |
689 | anatop-delay-reg-offset = <0x170>; |
690 | anatop-delay-bit-shift = <24>; | |
691 | anatop-delay-bit-width = <2>; | |
a1e327e6 YCLP |
692 | anatop-min-bit-val = <1>; |
693 | anatop-min-voltage = <725000>; | |
694 | anatop-max-voltage = <1450000>; | |
695 | }; | |
696 | ||
c77ebb45 | 697 | reg_pu: regulator-vddpu { |
a1e327e6 YCLP |
698 | compatible = "fsl,anatop-regulator"; |
699 | regulator-name = "vddpu"; | |
700 | regulator-min-microvolt = <725000>; | |
701 | regulator-max-microvolt = <1450000>; | |
40130d32 | 702 | regulator-enable-ramp-delay = <150>; |
a1e327e6 YCLP |
703 | anatop-reg-offset = <0x140>; |
704 | anatop-vol-bit-shift = <9>; | |
705 | anatop-vol-bit-width = <5>; | |
46743dd6 AH |
706 | anatop-delay-reg-offset = <0x170>; |
707 | anatop-delay-bit-shift = <26>; | |
708 | anatop-delay-bit-width = <2>; | |
a1e327e6 YCLP |
709 | anatop-min-bit-val = <1>; |
710 | anatop-min-voltage = <725000>; | |
711 | anatop-max-voltage = <1450000>; | |
712 | }; | |
713 | ||
c77ebb45 | 714 | reg_soc: regulator-vddsoc { |
a1e327e6 YCLP |
715 | compatible = "fsl,anatop-regulator"; |
716 | regulator-name = "vddsoc"; | |
717 | regulator-min-microvolt = <725000>; | |
718 | regulator-max-microvolt = <1450000>; | |
719 | regulator-always-on; | |
720 | anatop-reg-offset = <0x140>; | |
721 | anatop-vol-bit-shift = <18>; | |
722 | anatop-vol-bit-width = <5>; | |
46743dd6 AH |
723 | anatop-delay-reg-offset = <0x170>; |
724 | anatop-delay-bit-shift = <28>; | |
725 | anatop-delay-bit-width = <2>; | |
a1e327e6 YCLP |
726 | anatop-min-bit-val = <1>; |
727 | anatop-min-voltage = <725000>; | |
728 | anatop-max-voltage = <1450000>; | |
729 | }; | |
7d740f87 SG |
730 | }; |
731 | ||
3fe6373b SG |
732 | tempmon: tempmon { |
733 | compatible = "fsl,imx6q-tempmon"; | |
275c08b5 | 734 | interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>; |
3fe6373b SG |
735 | fsl,tempmon = <&anatop>; |
736 | fsl,tempmon-data = <&ocotp>; | |
8888f651 | 737 | clocks = <&clks IMX6QDL_CLK_PLL3_USB_OTG>; |
3fe6373b SG |
738 | }; |
739 | ||
74bd88f7 RZ |
740 | usbphy1: usbphy@020c9000 { |
741 | compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy"; | |
7d740f87 | 742 | reg = <0x020c9000 0x1000>; |
275c08b5 | 743 | interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 744 | clocks = <&clks IMX6QDL_CLK_USBPHY1>; |
76a38855 | 745 | fsl,anatop = <&anatop>; |
7d740f87 SG |
746 | }; |
747 | ||
74bd88f7 RZ |
748 | usbphy2: usbphy@020ca000 { |
749 | compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy"; | |
7d740f87 | 750 | reg = <0x020ca000 0x1000>; |
275c08b5 | 751 | interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 752 | clocks = <&clks IMX6QDL_CLK_USBPHY2>; |
76a38855 | 753 | fsl,anatop = <&anatop>; |
7d740f87 SG |
754 | }; |
755 | ||
95d739b5 FL |
756 | snvs: snvs@020cc000 { |
757 | compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd"; | |
758 | reg = <0x020cc000 0x4000>; | |
c9250388 | 759 | |
95d739b5 | 760 | snvs_rtc: snvs-rtc-lp { |
c9250388 | 761 | compatible = "fsl,sec-v4.0-mon-rtc-lp"; |
95d739b5 FL |
762 | regmap = <&snvs>; |
763 | offset = <0x34>; | |
275c08b5 TK |
764 | interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>, |
765 | <0 20 IRQ_TYPE_LEVEL_HIGH>; | |
c9250388 | 766 | }; |
422b0676 | 767 | |
95d739b5 FL |
768 | snvs_poweroff: snvs-poweroff { |
769 | compatible = "syscon-poweroff"; | |
770 | regmap = <&snvs>; | |
771 | offset = <0x38>; | |
87a84c62 | 772 | value = <0x60>; |
95d739b5 | 773 | mask = <0x60>; |
422b0676 RG |
774 | status = "disabled"; |
775 | }; | |
7d740f87 SG |
776 | }; |
777 | ||
7b7d6727 | 778 | epit1: epit@020d0000 { /* EPIT1 */ |
7d740f87 | 779 | reg = <0x020d0000 0x4000>; |
275c08b5 | 780 | interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
781 | }; |
782 | ||
7b7d6727 | 783 | epit2: epit@020d4000 { /* EPIT2 */ |
7d740f87 | 784 | reg = <0x020d4000 0x4000>; |
275c08b5 | 785 | interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
786 | }; |
787 | ||
7b7d6727 | 788 | src: src@020d8000 { |
bd3d924d | 789 | compatible = "fsl,imx6q-src", "fsl,imx51-src"; |
7d740f87 | 790 | reg = <0x020d8000 0x4000>; |
275c08b5 TK |
791 | interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>, |
792 | <0 96 IRQ_TYPE_LEVEL_HIGH>; | |
09ebf366 | 793 | #reset-cells = <1>; |
7d740f87 SG |
794 | }; |
795 | ||
7b7d6727 | 796 | gpc: gpc@020dc000 { |
7d740f87 SG |
797 | compatible = "fsl,imx6q-gpc"; |
798 | reg = <0x020dc000 0x4000>; | |
b923ff6a MZ |
799 | interrupt-controller; |
800 | #interrupt-cells = <3>; | |
275c08b5 TK |
801 | interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>, |
802 | <0 90 IRQ_TYPE_LEVEL_HIGH>; | |
b923ff6a | 803 | interrupt-parent = <&intc>; |
e761b82e LS |
804 | clocks = <&clks IMX6QDL_CLK_IPG>; |
805 | clock-names = "ipg"; | |
806 | ||
807 | pgc { | |
808 | #address-cells = <1>; | |
809 | #size-cells = <0>; | |
810 | ||
811 | power-domain@0 { | |
812 | reg = <0>; | |
813 | #power-domain-cells = <0>; | |
814 | }; | |
815 | pd_pu: power-domain@1 { | |
816 | reg = <1>; | |
817 | #power-domain-cells = <0>; | |
818 | power-supply = <®_pu>; | |
819 | clocks = <&clks IMX6QDL_CLK_GPU3D_CORE>, | |
820 | <&clks IMX6QDL_CLK_GPU3D_SHADER>, | |
821 | <&clks IMX6QDL_CLK_GPU2D_CORE>, | |
822 | <&clks IMX6QDL_CLK_GPU2D_AXI>, | |
823 | <&clks IMX6QDL_CLK_OPENVG_AXI>, | |
824 | <&clks IMX6QDL_CLK_VPU_AXI>; | |
825 | }; | |
826 | }; | |
7d740f87 SG |
827 | }; |
828 | ||
df37e0c0 | 829 | gpr: iomuxc-gpr@020e0000 { |
bc97e88e | 830 | compatible = "fsl,imx6q-iomuxc-gpr", "syscon", "simple-mfd"; |
df37e0c0 | 831 | reg = <0x020e0000 0x38>; |
bc97e88e PZ |
832 | |
833 | mux: mux-controller { | |
834 | compatible = "mmio-mux"; | |
835 | #mux-control-cells = <1>; | |
836 | }; | |
df37e0c0 DA |
837 | }; |
838 | ||
c56009b2 SG |
839 | iomuxc: iomuxc@020e0000 { |
840 | compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc"; | |
841 | reg = <0x020e0000 0x4000>; | |
c56009b2 SG |
842 | }; |
843 | ||
c519d57b | 844 | ldb: ldb { |
41c04342 ST |
845 | #address-cells = <1>; |
846 | #size-cells = <0>; | |
847 | compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb"; | |
848 | gpr = <&gpr>; | |
849 | status = "disabled"; | |
850 | ||
851 | lvds-channel@0 { | |
4520e692 PZ |
852 | #address-cells = <1>; |
853 | #size-cells = <0>; | |
41c04342 | 854 | reg = <0>; |
41c04342 | 855 | status = "disabled"; |
4520e692 PZ |
856 | |
857 | port@0 { | |
858 | reg = <0>; | |
859 | ||
860 | lvds0_mux_0: endpoint { | |
861 | remote-endpoint = <&ipu1_di0_lvds0>; | |
862 | }; | |
863 | }; | |
864 | ||
865 | port@1 { | |
866 | reg = <1>; | |
867 | ||
868 | lvds0_mux_1: endpoint { | |
869 | remote-endpoint = <&ipu1_di1_lvds0>; | |
870 | }; | |
871 | }; | |
41c04342 ST |
872 | }; |
873 | ||
874 | lvds-channel@1 { | |
4520e692 PZ |
875 | #address-cells = <1>; |
876 | #size-cells = <0>; | |
41c04342 | 877 | reg = <1>; |
41c04342 | 878 | status = "disabled"; |
4520e692 PZ |
879 | |
880 | port@0 { | |
881 | reg = <0>; | |
882 | ||
883 | lvds1_mux_0: endpoint { | |
884 | remote-endpoint = <&ipu1_di0_lvds1>; | |
885 | }; | |
886 | }; | |
887 | ||
888 | port@1 { | |
889 | reg = <1>; | |
890 | ||
891 | lvds1_mux_1: endpoint { | |
892 | remote-endpoint = <&ipu1_di1_lvds1>; | |
893 | }; | |
894 | }; | |
41c04342 ST |
895 | }; |
896 | }; | |
897 | ||
7b7d6727 | 898 | dcic1: dcic@020e4000 { |
7d740f87 | 899 | reg = <0x020e4000 0x4000>; |
275c08b5 | 900 | interrupts = <0 124 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
901 | }; |
902 | ||
7b7d6727 | 903 | dcic2: dcic@020e8000 { |
7d740f87 | 904 | reg = <0x020e8000 0x4000>; |
275c08b5 | 905 | interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
906 | }; |
907 | ||
7b7d6727 | 908 | sdma: sdma@020ec000 { |
7d740f87 SG |
909 | compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma"; |
910 | reg = <0x020ec000 0x4000>; | |
275c08b5 | 911 | interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
912 | clocks = <&clks IMX6QDL_CLK_SDMA>, |
913 | <&clks IMX6QDL_CLK_SDMA>; | |
0e87e043 | 914 | clock-names = "ipg", "ahb"; |
fb72bb21 | 915 | #dma-cells = <3>; |
d6b9c591 | 916 | fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin"; |
7d740f87 SG |
917 | }; |
918 | }; | |
919 | ||
920 | aips-bus@02100000 { /* AIPS2 */ | |
921 | compatible = "fsl,aips-bus", "simple-bus"; | |
922 | #address-cells = <1>; | |
923 | #size-cells = <1>; | |
924 | reg = <0x02100000 0x100000>; | |
925 | ranges; | |
926 | ||
d462ce99 VM |
927 | crypto: caam@2100000 { |
928 | compatible = "fsl,sec-v4.0"; | |
929 | fsl,sec-era = <4>; | |
930 | #address-cells = <1>; | |
931 | #size-cells = <1>; | |
932 | reg = <0x2100000 0x10000>; | |
933 | ranges = <0 0x2100000 0x10000>; | |
d462ce99 VM |
934 | clocks = <&clks IMX6QDL_CLK_CAAM_MEM>, |
935 | <&clks IMX6QDL_CLK_CAAM_ACLK>, | |
936 | <&clks IMX6QDL_CLK_CAAM_IPG>, | |
937 | <&clks IMX6QDL_CLK_EIM_SLOW>; | |
938 | clock-names = "mem", "aclk", "ipg", "emi_slow"; | |
939 | ||
940 | sec_jr0: jr0@1000 { | |
941 | compatible = "fsl,sec-v4.0-job-ring"; | |
942 | reg = <0x1000 0x1000>; | |
943 | interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; | |
944 | }; | |
945 | ||
946 | sec_jr1: jr1@2000 { | |
947 | compatible = "fsl,sec-v4.0-job-ring"; | |
948 | reg = <0x2000 0x1000>; | |
949 | interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; | |
950 | }; | |
7d740f87 SG |
951 | }; |
952 | ||
953 | aipstz@0217c000 { /* AIPSTZ2 */ | |
954 | reg = <0x0217c000 0x4000>; | |
955 | }; | |
956 | ||
7b7d6727 | 957 | usbotg: usb@02184000 { |
74bd88f7 RZ |
958 | compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; |
959 | reg = <0x02184000 0x200>; | |
275c08b5 | 960 | interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 961 | clocks = <&clks IMX6QDL_CLK_USBOH3>; |
74bd88f7 | 962 | fsl,usbphy = <&usbphy1>; |
28342c61 | 963 | fsl,usbmisc = <&usbmisc 0>; |
9493bf54 | 964 | ahb-burst-config = <0x0>; |
2b1a40e8 PC |
965 | tx-burst-size-dword = <0x10>; |
966 | rx-burst-size-dword = <0x10>; | |
74bd88f7 RZ |
967 | status = "disabled"; |
968 | }; | |
969 | ||
7b7d6727 | 970 | usbh1: usb@02184200 { |
74bd88f7 RZ |
971 | compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; |
972 | reg = <0x02184200 0x200>; | |
275c08b5 | 973 | interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 974 | clocks = <&clks IMX6QDL_CLK_USBOH3>; |
74bd88f7 | 975 | fsl,usbphy = <&usbphy2>; |
28342c61 | 976 | fsl,usbmisc = <&usbmisc 1>; |
3ec481ed | 977 | dr_mode = "host"; |
9493bf54 | 978 | ahb-burst-config = <0x0>; |
2b1a40e8 PC |
979 | tx-burst-size-dword = <0x10>; |
980 | rx-burst-size-dword = <0x10>; | |
74bd88f7 RZ |
981 | status = "disabled"; |
982 | }; | |
983 | ||
7b7d6727 | 984 | usbh2: usb@02184400 { |
74bd88f7 RZ |
985 | compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; |
986 | reg = <0x02184400 0x200>; | |
275c08b5 | 987 | interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 988 | clocks = <&clks IMX6QDL_CLK_USBOH3>; |
28342c61 | 989 | fsl,usbmisc = <&usbmisc 2>; |
3ec481ed | 990 | dr_mode = "host"; |
9493bf54 | 991 | ahb-burst-config = <0x0>; |
2b1a40e8 PC |
992 | tx-burst-size-dword = <0x10>; |
993 | rx-burst-size-dword = <0x10>; | |
74bd88f7 RZ |
994 | status = "disabled"; |
995 | }; | |
996 | ||
7b7d6727 | 997 | usbh3: usb@02184600 { |
74bd88f7 RZ |
998 | compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; |
999 | reg = <0x02184600 0x200>; | |
275c08b5 | 1000 | interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 1001 | clocks = <&clks IMX6QDL_CLK_USBOH3>; |
28342c61 | 1002 | fsl,usbmisc = <&usbmisc 3>; |
3ec481ed | 1003 | dr_mode = "host"; |
9493bf54 | 1004 | ahb-burst-config = <0x0>; |
2b1a40e8 PC |
1005 | tx-burst-size-dword = <0x10>; |
1006 | rx-burst-size-dword = <0x10>; | |
74bd88f7 RZ |
1007 | status = "disabled"; |
1008 | }; | |
1009 | ||
60984bdf | 1010 | usbmisc: usbmisc@02184800 { |
28342c61 RZ |
1011 | #index-cells = <1>; |
1012 | compatible = "fsl,imx6q-usbmisc"; | |
1013 | reg = <0x02184800 0x200>; | |
8888f651 | 1014 | clocks = <&clks IMX6QDL_CLK_USBOH3>; |
28342c61 RZ |
1015 | }; |
1016 | ||
7b7d6727 | 1017 | fec: ethernet@02188000 { |
7d740f87 SG |
1018 | compatible = "fsl,imx6q-fec"; |
1019 | reg = <0x02188000 0x4000>; | |
454cf8f5 TK |
1020 | interrupts-extended = |
1021 | <&intc 0 118 IRQ_TYPE_LEVEL_HIGH>, | |
1022 | <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>; | |
8888f651 SG |
1023 | clocks = <&clks IMX6QDL_CLK_ENET>, |
1024 | <&clks IMX6QDL_CLK_ENET>, | |
1025 | <&clks IMX6QDL_CLK_ENET_REF>; | |
7629838c | 1026 | clock-names = "ipg", "ahb", "ptp"; |
7d740f87 SG |
1027 | status = "disabled"; |
1028 | }; | |
1029 | ||
1030 | mlb@0218c000 { | |
1031 | reg = <0x0218c000 0x4000>; | |
275c08b5 TK |
1032 | interrupts = <0 53 IRQ_TYPE_LEVEL_HIGH>, |
1033 | <0 117 IRQ_TYPE_LEVEL_HIGH>, | |
1034 | <0 126 IRQ_TYPE_LEVEL_HIGH>; | |
7d740f87 SG |
1035 | }; |
1036 | ||
7b7d6727 | 1037 | usdhc1: usdhc@02190000 { |
7d740f87 SG |
1038 | compatible = "fsl,imx6q-usdhc"; |
1039 | reg = <0x02190000 0x4000>; | |
275c08b5 | 1040 | interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1041 | clocks = <&clks IMX6QDL_CLK_USDHC1>, |
1042 | <&clks IMX6QDL_CLK_USDHC1>, | |
1043 | <&clks IMX6QDL_CLK_USDHC1>; | |
0e87e043 | 1044 | clock-names = "ipg", "ahb", "per"; |
c104b6a2 | 1045 | bus-width = <4>; |
7d740f87 SG |
1046 | status = "disabled"; |
1047 | }; | |
1048 | ||
7b7d6727 | 1049 | usdhc2: usdhc@02194000 { |
7d740f87 SG |
1050 | compatible = "fsl,imx6q-usdhc"; |
1051 | reg = <0x02194000 0x4000>; | |
275c08b5 | 1052 | interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1053 | clocks = <&clks IMX6QDL_CLK_USDHC2>, |
1054 | <&clks IMX6QDL_CLK_USDHC2>, | |
1055 | <&clks IMX6QDL_CLK_USDHC2>; | |
0e87e043 | 1056 | clock-names = "ipg", "ahb", "per"; |
c104b6a2 | 1057 | bus-width = <4>; |
7d740f87 SG |
1058 | status = "disabled"; |
1059 | }; | |
1060 | ||
7b7d6727 | 1061 | usdhc3: usdhc@02198000 { |
7d740f87 SG |
1062 | compatible = "fsl,imx6q-usdhc"; |
1063 | reg = <0x02198000 0x4000>; | |
275c08b5 | 1064 | interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1065 | clocks = <&clks IMX6QDL_CLK_USDHC3>, |
1066 | <&clks IMX6QDL_CLK_USDHC3>, | |
1067 | <&clks IMX6QDL_CLK_USDHC3>; | |
0e87e043 | 1068 | clock-names = "ipg", "ahb", "per"; |
c104b6a2 | 1069 | bus-width = <4>; |
7d740f87 SG |
1070 | status = "disabled"; |
1071 | }; | |
1072 | ||
7b7d6727 | 1073 | usdhc4: usdhc@0219c000 { |
7d740f87 SG |
1074 | compatible = "fsl,imx6q-usdhc"; |
1075 | reg = <0x0219c000 0x4000>; | |
275c08b5 | 1076 | interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1077 | clocks = <&clks IMX6QDL_CLK_USDHC4>, |
1078 | <&clks IMX6QDL_CLK_USDHC4>, | |
1079 | <&clks IMX6QDL_CLK_USDHC4>; | |
0e87e043 | 1080 | clock-names = "ipg", "ahb", "per"; |
c104b6a2 | 1081 | bus-width = <4>; |
7d740f87 SG |
1082 | status = "disabled"; |
1083 | }; | |
1084 | ||
7b7d6727 | 1085 | i2c1: i2c@021a0000 { |
7d740f87 SG |
1086 | #address-cells = <1>; |
1087 | #size-cells = <0>; | |
5bdfba29 | 1088 | compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c"; |
7d740f87 | 1089 | reg = <0x021a0000 0x4000>; |
275c08b5 | 1090 | interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 1091 | clocks = <&clks IMX6QDL_CLK_I2C1>; |
7d740f87 SG |
1092 | status = "disabled"; |
1093 | }; | |
1094 | ||
7b7d6727 | 1095 | i2c2: i2c@021a4000 { |
7d740f87 SG |
1096 | #address-cells = <1>; |
1097 | #size-cells = <0>; | |
5bdfba29 | 1098 | compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c"; |
7d740f87 | 1099 | reg = <0x021a4000 0x4000>; |
275c08b5 | 1100 | interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 1101 | clocks = <&clks IMX6QDL_CLK_I2C2>; |
7d740f87 SG |
1102 | status = "disabled"; |
1103 | }; | |
1104 | ||
7b7d6727 | 1105 | i2c3: i2c@021a8000 { |
7d740f87 SG |
1106 | #address-cells = <1>; |
1107 | #size-cells = <0>; | |
5bdfba29 | 1108 | compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c"; |
7d740f87 | 1109 | reg = <0x021a8000 0x4000>; |
275c08b5 | 1110 | interrupts = <0 38 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 1111 | clocks = <&clks IMX6QDL_CLK_I2C3>; |
7d740f87 SG |
1112 | status = "disabled"; |
1113 | }; | |
1114 | ||
1115 | romcp@021ac000 { | |
1116 | reg = <0x021ac000 0x4000>; | |
1117 | }; | |
1118 | ||
7b7d6727 | 1119 | mmdc0: mmdc@021b0000 { /* MMDC0 */ |
7d740f87 SG |
1120 | compatible = "fsl,imx6q-mmdc"; |
1121 | reg = <0x021b0000 0x4000>; | |
1122 | }; | |
1123 | ||
7b7d6727 | 1124 | mmdc1: mmdc@021b4000 { /* MMDC1 */ |
7d740f87 SG |
1125 | reg = <0x021b4000 0x4000>; |
1126 | }; | |
1127 | ||
05e3f8e7 | 1128 | weim: weim@021b8000 { |
1be81ea5 JC |
1129 | #address-cells = <2>; |
1130 | #size-cells = <1>; | |
05e3f8e7 | 1131 | compatible = "fsl,imx6q-weim"; |
7d740f87 | 1132 | reg = <0x021b8000 0x4000>; |
275c08b5 | 1133 | interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 | 1134 | clocks = <&clks IMX6QDL_CLK_EIM_SLOW>; |
1be81ea5 | 1135 | fsl,weim-cs-gpr = <&gpr>; |
116dad7d | 1136 | status = "disabled"; |
7d740f87 SG |
1137 | }; |
1138 | ||
3fe6373b SG |
1139 | ocotp: ocotp@021bc000 { |
1140 | compatible = "fsl,imx6q-ocotp", "syscon"; | |
7d740f87 | 1141 | reg = <0x021bc000 0x4000>; |
b8ecd889 | 1142 | clocks = <&clks IMX6QDL_CLK_IIM>; |
7d740f87 SG |
1143 | }; |
1144 | ||
7d740f87 SG |
1145 | tzasc@021d0000 { /* TZASC1 */ |
1146 | reg = <0x021d0000 0x4000>; | |
275c08b5 | 1147 | interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
1148 | }; |
1149 | ||
1150 | tzasc@021d4000 { /* TZASC2 */ | |
1151 | reg = <0x021d4000 0x4000>; | |
275c08b5 | 1152 | interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>; |
7d740f87 SG |
1153 | }; |
1154 | ||
7b7d6727 | 1155 | audmux: audmux@021d8000 { |
f965cd55 | 1156 | compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux"; |
7d740f87 | 1157 | reg = <0x021d8000 0x4000>; |
f965cd55 | 1158 | status = "disabled"; |
7d740f87 SG |
1159 | }; |
1160 | ||
5e0c7cd4 | 1161 | mipi_csi: mipi@021dc000 { |
b0cb1bd4 | 1162 | compatible = "fsl,imx6-mipi-csi2"; |
7d740f87 | 1163 | reg = <0x021dc000 0x4000>; |
2539f517 PZ |
1164 | #address-cells = <1>; |
1165 | #size-cells = <0>; | |
b0cb1bd4 SL |
1166 | interrupts = <0 100 0x04>, <0 101 0x04>; |
1167 | clocks = <&clks IMX6QDL_CLK_HSI_TX>, | |
1168 | <&clks IMX6QDL_CLK_VIDEO_27M>, | |
1169 | <&clks IMX6QDL_CLK_EIM_PODF>; | |
1170 | clock-names = "dphy", "ref", "pix"; | |
1171 | status = "disabled"; | |
7d740f87 SG |
1172 | }; |
1173 | ||
4520e692 PZ |
1174 | mipi_dsi: mipi@021e0000 { |
1175 | #address-cells = <1>; | |
1176 | #size-cells = <0>; | |
7d740f87 | 1177 | reg = <0x021e0000 0x4000>; |
4520e692 PZ |
1178 | status = "disabled"; |
1179 | ||
70c2652c LY |
1180 | ports { |
1181 | #address-cells = <1>; | |
1182 | #size-cells = <0>; | |
1183 | ||
1184 | port@0 { | |
1185 | reg = <0>; | |
4520e692 | 1186 | |
70c2652c LY |
1187 | mipi_mux_0: endpoint { |
1188 | remote-endpoint = <&ipu1_di0_mipi>; | |
1189 | }; | |
4520e692 | 1190 | }; |
4520e692 | 1191 | |
70c2652c LY |
1192 | port@1 { |
1193 | reg = <1>; | |
4520e692 | 1194 | |
70c2652c LY |
1195 | mipi_mux_1: endpoint { |
1196 | remote-endpoint = <&ipu1_di1_mipi>; | |
1197 | }; | |
4520e692 PZ |
1198 | }; |
1199 | }; | |
7d740f87 SG |
1200 | }; |
1201 | ||
1202 | vdoa@021e4000 { | |
67c59006 | 1203 | compatible = "fsl,imx6q-vdoa"; |
7d740f87 | 1204 | reg = <0x021e4000 0x4000>; |
275c08b5 | 1205 | interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>; |
67c59006 | 1206 | clocks = <&clks IMX6QDL_CLK_VDOA>; |
7d740f87 SG |
1207 | }; |
1208 | ||
0c456cfa | 1209 | uart2: serial@021e8000 { |
7d740f87 SG |
1210 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
1211 | reg = <0x021e8000 0x4000>; | |
275c08b5 | 1212 | interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1213 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, |
1214 | <&clks IMX6QDL_CLK_UART_SERIAL>; | |
0e87e043 | 1215 | clock-names = "ipg", "per"; |
72a5cebf HS |
1216 | dmas = <&sdma 27 4 0>, <&sdma 28 4 0>; |
1217 | dma-names = "rx", "tx"; | |
7d740f87 SG |
1218 | status = "disabled"; |
1219 | }; | |
1220 | ||
0c456cfa | 1221 | uart3: serial@021ec000 { |
7d740f87 SG |
1222 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
1223 | reg = <0x021ec000 0x4000>; | |
275c08b5 | 1224 | interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1225 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, |
1226 | <&clks IMX6QDL_CLK_UART_SERIAL>; | |
0e87e043 | 1227 | clock-names = "ipg", "per"; |
72a5cebf HS |
1228 | dmas = <&sdma 29 4 0>, <&sdma 30 4 0>; |
1229 | dma-names = "rx", "tx"; | |
7d740f87 SG |
1230 | status = "disabled"; |
1231 | }; | |
1232 | ||
0c456cfa | 1233 | uart4: serial@021f0000 { |
7d740f87 SG |
1234 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
1235 | reg = <0x021f0000 0x4000>; | |
275c08b5 | 1236 | interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1237 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, |
1238 | <&clks IMX6QDL_CLK_UART_SERIAL>; | |
0e87e043 | 1239 | clock-names = "ipg", "per"; |
72a5cebf HS |
1240 | dmas = <&sdma 31 4 0>, <&sdma 32 4 0>; |
1241 | dma-names = "rx", "tx"; | |
7d740f87 SG |
1242 | status = "disabled"; |
1243 | }; | |
1244 | ||
0c456cfa | 1245 | uart5: serial@021f4000 { |
7d740f87 SG |
1246 | compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; |
1247 | reg = <0x021f4000 0x4000>; | |
275c08b5 | 1248 | interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>; |
8888f651 SG |
1249 | clocks = <&clks IMX6QDL_CLK_UART_IPG>, |
1250 | <&clks IMX6QDL_CLK_UART_SERIAL>; | |
0e87e043 | 1251 | clock-names = "ipg", "per"; |
72a5cebf HS |
1252 | dmas = <&sdma 33 4 0>, <&sdma 34 4 0>; |
1253 | dma-names = "rx", "tx"; | |
7d740f87 SG |
1254 | status = "disabled"; |
1255 | }; | |
1256 | }; | |
91660d74 SH |
1257 | |
1258 | ipu1: ipu@02400000 { | |
4520e692 PZ |
1259 | #address-cells = <1>; |
1260 | #size-cells = <0>; | |
91660d74 SH |
1261 | compatible = "fsl,imx6q-ipu"; |
1262 | reg = <0x02400000 0x400000>; | |
275c08b5 TK |
1263 | interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>, |
1264 | <0 5 IRQ_TYPE_LEVEL_HIGH>; | |
8888f651 SG |
1265 | clocks = <&clks IMX6QDL_CLK_IPU1>, |
1266 | <&clks IMX6QDL_CLK_IPU1_DI0>, | |
1267 | <&clks IMX6QDL_CLK_IPU1_DI1>; | |
91660d74 | 1268 | clock-names = "bus", "di0", "di1"; |
09ebf366 | 1269 | resets = <&src 2>; |
4520e692 | 1270 | |
c0470c38 PZ |
1271 | ipu1_csi0: port@0 { |
1272 | reg = <0>; | |
2539f517 PZ |
1273 | |
1274 | ipu1_csi0_from_ipu1_csi0_mux: endpoint { | |
1275 | remote-endpoint = <&ipu1_csi0_mux_to_ipu1_csi0>; | |
1276 | }; | |
c0470c38 PZ |
1277 | }; |
1278 | ||
1279 | ipu1_csi1: port@1 { | |
1280 | reg = <1>; | |
1281 | }; | |
1282 | ||
4520e692 PZ |
1283 | ipu1_di0: port@2 { |
1284 | #address-cells = <1>; | |
1285 | #size-cells = <0>; | |
1286 | reg = <2>; | |
1287 | ||
416196cd | 1288 | ipu1_di0_disp0: disp0-endpoint { |
4520e692 PZ |
1289 | }; |
1290 | ||
416196cd | 1291 | ipu1_di0_hdmi: hdmi-endpoint { |
4520e692 PZ |
1292 | remote-endpoint = <&hdmi_mux_0>; |
1293 | }; | |
1294 | ||
416196cd | 1295 | ipu1_di0_mipi: mipi-endpoint { |
4520e692 PZ |
1296 | remote-endpoint = <&mipi_mux_0>; |
1297 | }; | |
1298 | ||
416196cd | 1299 | ipu1_di0_lvds0: lvds0-endpoint { |
4520e692 PZ |
1300 | remote-endpoint = <&lvds0_mux_0>; |
1301 | }; | |
1302 | ||
416196cd | 1303 | ipu1_di0_lvds1: lvds1-endpoint { |
4520e692 PZ |
1304 | remote-endpoint = <&lvds1_mux_0>; |
1305 | }; | |
1306 | }; | |
1307 | ||
1308 | ipu1_di1: port@3 { | |
1309 | #address-cells = <1>; | |
1310 | #size-cells = <0>; | |
1311 | reg = <3>; | |
1312 | ||
f255f89f | 1313 | ipu1_di1_disp1: disp1-endpoint { |
4520e692 PZ |
1314 | }; |
1315 | ||
416196cd | 1316 | ipu1_di1_hdmi: hdmi-endpoint { |
4520e692 PZ |
1317 | remote-endpoint = <&hdmi_mux_1>; |
1318 | }; | |
1319 | ||
416196cd | 1320 | ipu1_di1_mipi: mipi-endpoint { |
4520e692 PZ |
1321 | remote-endpoint = <&mipi_mux_1>; |
1322 | }; | |
1323 | ||
416196cd | 1324 | ipu1_di1_lvds0: lvds0-endpoint { |
4520e692 PZ |
1325 | remote-endpoint = <&lvds0_mux_1>; |
1326 | }; | |
1327 | ||
416196cd | 1328 | ipu1_di1_lvds1: lvds1-endpoint { |
4520e692 PZ |
1329 | remote-endpoint = <&lvds1_mux_1>; |
1330 | }; | |
1331 | }; | |
91660d74 | 1332 | }; |
7d740f87 SG |
1333 | }; |
1334 | }; |