]>
Commit | Line | Data |
---|---|---|
3d468b6d JC |
1 | /include/ "skeleton.dtsi" |
2 | ||
3 | / { | |
77843504 | 4 | compatible = "marvell,kirkwood"; |
278b45b0 AL |
5 | interrupt-parent = <&intc>; |
6 | ||
f9e75922 AL |
7 | aliases { |
8 | gpio0 = &gpio0; | |
9 | gpio1 = &gpio1; | |
10 | }; | |
278b45b0 AL |
11 | intc: interrupt-controller { |
12 | compatible = "marvell,orion-intc", "marvell,intc"; | |
13 | interrupt-controller; | |
14 | #interrupt-cells = <1>; | |
15 | reg = <0xf1020204 0x04>, | |
16 | <0xf1020214 0x04>; | |
17 | }; | |
3d468b6d | 18 | |
163f2cea JC |
19 | ocp@f1000000 { |
20 | compatible = "simple-bus"; | |
f37fbd36 AL |
21 | ranges = <0x00000000 0xf1000000 0x4000000 |
22 | 0xf5000000 0xf5000000 0x0000400>; | |
163f2cea JC |
23 | #address-cells = <1>; |
24 | #size-cells = <1>; | |
25 | ||
1611f872 AL |
26 | core_clk: core-clocks@10030 { |
27 | compatible = "marvell,kirkwood-core-clock"; | |
28 | reg = <0x10030 0x4>; | |
29 | #clock-cells = <1>; | |
30 | }; | |
31 | ||
278b45b0 AL |
32 | gpio0: gpio@10100 { |
33 | compatible = "marvell,orion-gpio"; | |
34 | #gpio-cells = <2>; | |
35 | gpio-controller; | |
36 | reg = <0x10100 0x40>; | |
f9e75922 AL |
37 | ngpios = <32>; |
38 | interrupt-controller; | |
09d75bc7 | 39 | #interrupt-cells = <2>; |
278b45b0 AL |
40 | interrupts = <35>, <36>, <37>, <38>; |
41 | }; | |
42 | ||
43 | gpio1: gpio@10140 { | |
44 | compatible = "marvell,orion-gpio"; | |
45 | #gpio-cells = <2>; | |
46 | gpio-controller; | |
47 | reg = <0x10140 0x40>; | |
f9e75922 AL |
48 | ngpios = <18>; |
49 | interrupt-controller; | |
09d75bc7 | 50 | #interrupt-cells = <2>; |
278b45b0 AL |
51 | interrupts = <39>, <40>, <41>; |
52 | }; | |
53 | ||
163f2cea JC |
54 | serial@12000 { |
55 | compatible = "ns16550a"; | |
56 | reg = <0x12000 0x100>; | |
57 | reg-shift = <2>; | |
58 | interrupts = <33>; | |
1611f872 | 59 | clocks = <&gate_clk 7>; |
163f2cea JC |
60 | /* set clock-frequency in board dts */ |
61 | status = "disabled"; | |
62 | }; | |
63 | ||
64 | serial@12100 { | |
65 | compatible = "ns16550a"; | |
66 | reg = <0x12100 0x100>; | |
67 | reg-shift = <2>; | |
68 | interrupts = <34>; | |
1611f872 | 69 | clocks = <&gate_clk 7>; |
163f2cea JC |
70 | /* set clock-frequency in board dts */ |
71 | status = "disabled"; | |
72 | }; | |
e871b87a JC |
73 | |
74 | rtc@10300 { | |
77843504 | 75 | compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc"; |
e871b87a JC |
76 | reg = <0x10300 0x20>; |
77 | interrupts = <53>; | |
78 | }; | |
858156bd | 79 | |
76372120 MW |
80 | spi@10600 { |
81 | compatible = "marvell,orion-spi"; | |
82 | #address-cells = <1>; | |
83 | #size-cells = <0>; | |
84 | cell-index = <0>; | |
85 | interrupts = <23>; | |
86 | reg = <0x10600 0x28>; | |
1611f872 | 87 | clocks = <&gate_clk 7>; |
76372120 MW |
88 | status = "disabled"; |
89 | }; | |
90 | ||
1611f872 AL |
91 | gate_clk: clock-gating-control@2011c { |
92 | compatible = "marvell,kirkwood-gating-clock"; | |
93 | reg = <0x2011c 0x4>; | |
94 | clocks = <&core_clk 0>; | |
95 | #clock-cells = <1>; | |
96 | }; | |
97 | ||
1e7bad0f AL |
98 | wdt@20300 { |
99 | compatible = "marvell,orion-wdt"; | |
100 | reg = <0x20300 0x28>; | |
1611f872 | 101 | clocks = <&gate_clk 7>; |
1e7bad0f AL |
102 | status = "okay"; |
103 | }; | |
104 | ||
c896ed0f AL |
105 | xor@60800 { |
106 | compatible = "marvell,orion-xor"; | |
107 | reg = <0x60800 0x100 | |
108 | 0x60A00 0x100>; | |
109 | status = "okay"; | |
110 | clocks = <&gate_clk 8>; | |
111 | ||
112 | xor00 { | |
113 | interrupts = <5>; | |
114 | dmacap,memcpy; | |
115 | dmacap,xor; | |
116 | }; | |
117 | xor01 { | |
118 | interrupts = <6>; | |
119 | dmacap,memcpy; | |
120 | dmacap,xor; | |
121 | dmacap,memset; | |
122 | }; | |
123 | }; | |
124 | ||
125 | xor@60900 { | |
126 | compatible = "marvell,orion-xor"; | |
127 | reg = <0x60900 0x100 | |
128 | 0xd0B00 0x100>; | |
1e7bad0f | 129 | status = "okay"; |
c896ed0f AL |
130 | clocks = <&gate_clk 16>; |
131 | ||
132 | xor00 { | |
133 | interrupts = <7>; | |
134 | dmacap,memcpy; | |
135 | dmacap,xor; | |
136 | }; | |
137 | xor01 { | |
138 | interrupts = <8>; | |
139 | dmacap,memcpy; | |
140 | dmacap,xor; | |
141 | dmacap,memset; | |
142 | }; | |
1e7bad0f AL |
143 | }; |
144 | ||
b6cf8070 AL |
145 | ehci@50000 { |
146 | compatible = "marvell,orion-ehci"; | |
147 | reg = <0x50000 0x1000>; | |
148 | interrupts = <19>; | |
53dfa8e4 | 149 | clocks = <&gate_clk 3>; |
b6cf8070 AL |
150 | status = "okay"; |
151 | }; | |
152 | ||
97b414e1 AL |
153 | sata@80000 { |
154 | compatible = "marvell,orion-sata"; | |
155 | reg = <0x80000 0x5000>; | |
156 | interrupts = <21>; | |
1611f872 AL |
157 | clocks = <&gate_clk 14>, <&gate_clk 15>; |
158 | clock-names = "0", "1"; | |
97b414e1 AL |
159 | status = "disabled"; |
160 | }; | |
161 | ||
858156bd JL |
162 | nand@3000000 { |
163 | #address-cells = <1>; | |
164 | #size-cells = <1>; | |
165 | cle = <0>; | |
166 | ale = <1>; | |
167 | bank-width = <1>; | |
77843504 | 168 | compatible = "marvell,orion-nand"; |
858156bd JL |
169 | reg = <0x3000000 0x400>; |
170 | chip-delay = <25>; | |
171 | /* set partition map and/or chip-delay in board dts */ | |
1611f872 | 172 | clocks = <&gate_clk 7>; |
858156bd JL |
173 | status = "disabled"; |
174 | }; | |
e91cac0a AL |
175 | |
176 | i2c@11000 { | |
177 | compatible = "marvell,mv64xxx-i2c"; | |
178 | reg = <0x11000 0x20>; | |
179 | #address-cells = <1>; | |
180 | #size-cells = <0>; | |
181 | interrupts = <29>; | |
182 | clock-frequency = <100000>; | |
1611f872 | 183 | clocks = <&gate_clk 7>; |
e91cac0a AL |
184 | status = "disabled"; |
185 | }; | |
f37fbd36 AL |
186 | |
187 | crypto@30000 { | |
188 | compatible = "marvell,orion-crypto"; | |
189 | reg = <0x30000 0x10000>, | |
190 | <0xf5000000 0x800>; | |
191 | reg-names = "regs", "sram"; | |
192 | interrupts = <22>; | |
1611f872 | 193 | clocks = <&gate_clk 17>; |
f37fbd36 AL |
194 | status = "okay"; |
195 | }; | |
ec05fcf6 TP |
196 | |
197 | mvsdio@90000 { | |
198 | compatible = "marvell,orion-sdio"; | |
199 | reg = <0x90000 0x200>; | |
200 | interrupts = <28>; | |
201 | clocks = <&gate_clk 4>; | |
202 | status = "disabled"; | |
203 | }; | |
163f2cea JC |
204 | }; |
205 | }; |