]>
Commit | Line | Data |
---|---|---|
f20b933d TL |
1 | /* |
2 | * Device Tree Source for OMAP2 SoC | |
3 | * | |
4 | * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/ | |
5 | * | |
6 | * This file is licensed under the terms of the GNU General Public License | |
7 | * version 2. This program is licensed "as is" without any warranty of any | |
8 | * kind, whether express or implied. | |
9 | */ | |
10 | ||
6d624eab | 11 | #include <dt-bindings/gpio/gpio.h> |
467f4bd2 | 12 | #include <dt-bindings/interrupt-controller/irq.h> |
bcd3cca7 | 13 | #include <dt-bindings/pinctrl/omap.h> |
6d624eab | 14 | |
98ef7957 | 15 | #include "skeleton.dtsi" |
f20b933d TL |
16 | |
17 | / { | |
18 | compatible = "ti,omap2430", "ti,omap2420", "ti,omap2"; | |
4c94ac29 | 19 | interrupt-parent = <&intc>; |
f20b933d TL |
20 | |
21 | aliases { | |
22 | serial0 = &uart1; | |
23 | serial1 = &uart2; | |
24 | serial2 = &uart3; | |
467f4bd2 TL |
25 | i2c0 = &i2c1; |
26 | i2c1 = &i2c2; | |
f20b933d TL |
27 | }; |
28 | ||
29 | cpus { | |
eeb25fd5 LP |
30 | #address-cells = <0>; |
31 | #size-cells = <0>; | |
32 | ||
33 | cpu { | |
f20b933d | 34 | compatible = "arm,arm1136jf-s"; |
eeb25fd5 | 35 | device_type = "cpu"; |
f20b933d TL |
36 | }; |
37 | }; | |
38 | ||
9b07b477 JH |
39 | pmu { |
40 | compatible = "arm,arm1136-pmu"; | |
41 | interrupts = <3>; | |
42 | }; | |
43 | ||
f20b933d TL |
44 | soc { |
45 | compatible = "ti,omap-infra"; | |
46 | mpu { | |
47 | compatible = "ti,omap2-mpu"; | |
48 | ti,hwmods = "mpu"; | |
49 | }; | |
50 | }; | |
51 | ||
52 | ocp { | |
53 | compatible = "simple-bus"; | |
54 | #address-cells = <1>; | |
55 | #size-cells = <1>; | |
56 | ranges; | |
57 | ti,hwmods = "l3_main"; | |
58 | ||
467f4bd2 TL |
59 | aes: aes@480a6000 { |
60 | compatible = "ti,omap2-aes"; | |
61 | ti,hwmods = "aes"; | |
62 | reg = <0x480a6000 0x50>; | |
63 | dmas = <&sdma 9 &sdma 10>; | |
64 | dma-names = "tx", "rx"; | |
65 | }; | |
66 | ||
67 | hdq1w: 1w@480b2000 { | |
68 | compatible = "ti,omap2420-1w"; | |
69 | ti,hwmods = "hdq1w"; | |
70 | reg = <0x480b2000 0x1000>; | |
71 | interrupts = <58>; | |
72 | }; | |
73 | ||
f20b933d TL |
74 | intc: interrupt-controller@1 { |
75 | compatible = "ti,omap2-intc"; | |
76 | interrupt-controller; | |
77 | #interrupt-cells = <1>; | |
95dca12d JH |
78 | ti,intc-size = <96>; |
79 | reg = <0x480FE000 0x1000>; | |
f20b933d TL |
80 | }; |
81 | ||
2c2dc545 JH |
82 | sdma: dma-controller@48056000 { |
83 | compatible = "ti,omap2430-sdma", "ti,omap2420-sdma"; | |
467f4bd2 | 84 | ti,hwmods = "dma"; |
2c2dc545 JH |
85 | reg = <0x48056000 0x1000>; |
86 | interrupts = <12>, | |
87 | <13>, | |
88 | <14>, | |
89 | <15>; | |
90 | #dma-cells = <1>; | |
91 | #dma-channels = <32>; | |
92 | #dma-requests = <64>; | |
93 | }; | |
94 | ||
467f4bd2 TL |
95 | i2c1: i2c@48070000 { |
96 | compatible = "ti,omap2-i2c"; | |
97 | ti,hwmods = "i2c1"; | |
98 | reg = <0x48070000 0x80>; | |
99 | #address-cells = <1>; | |
100 | #size-cells = <0>; | |
101 | interrupts = <56>; | |
102 | dmas = <&sdma 27 &sdma 28>; | |
103 | dma-names = "tx", "rx"; | |
104 | }; | |
105 | ||
106 | i2c2: i2c@48072000 { | |
107 | compatible = "ti,omap2-i2c"; | |
108 | ti,hwmods = "i2c2"; | |
109 | reg = <0x48072000 0x80>; | |
110 | #address-cells = <1>; | |
111 | #size-cells = <0>; | |
112 | interrupts = <57>; | |
113 | dmas = <&sdma 29 &sdma 30>; | |
114 | dma-names = "tx", "rx"; | |
115 | }; | |
116 | ||
117 | mcspi1: mcspi@48098000 { | |
118 | compatible = "ti,omap2-mcspi"; | |
119 | ti,hwmods = "mcspi1"; | |
120 | reg = <0x48098000 0x100>; | |
121 | interrupts = <65>; | |
122 | dmas = <&sdma 35 &sdma 36 &sdma 37 &sdma 38 | |
123 | &sdma 39 &sdma 40 &sdma 41 &sdma 42>; | |
124 | dma-names = "tx0", "rx0", "tx1", "rx1", | |
125 | "tx2", "rx2", "tx3", "rx3"; | |
126 | }; | |
127 | ||
128 | mcspi2: mcspi@4809a000 { | |
129 | compatible = "ti,omap2-mcspi"; | |
130 | ti,hwmods = "mcspi2"; | |
131 | reg = <0x4809a000 0x100>; | |
132 | interrupts = <66>; | |
133 | dmas = <&sdma 43 &sdma 44 &sdma 45 &sdma 46>; | |
134 | dma-names = "tx0", "rx0", "tx1", "rx1"; | |
135 | }; | |
136 | ||
137 | rng: rng@480a0000 { | |
138 | compatible = "ti,omap2-rng"; | |
139 | ti,hwmods = "rng"; | |
140 | reg = <0x480a0000 0x50>; | |
e37e1cb0 | 141 | interrupts = <52>; |
467f4bd2 TL |
142 | }; |
143 | ||
144 | sham: sham@480a4000 { | |
145 | compatible = "ti,omap2-sham"; | |
146 | ti,hwmods = "sham"; | |
147 | reg = <0x480a4000 0x64>; | |
148 | interrupts = <51>; | |
149 | dmas = <&sdma 13>; | |
150 | dma-names = "rx"; | |
151 | }; | |
152 | ||
f20b933d TL |
153 | uart1: serial@4806a000 { |
154 | compatible = "ti,omap2-uart"; | |
155 | ti,hwmods = "uart1"; | |
467f4bd2 TL |
156 | reg = <0x4806a000 0x2000>; |
157 | interrupts = <72>; | |
158 | dmas = <&sdma 49 &sdma 50>; | |
159 | dma-names = "tx", "rx"; | |
f20b933d TL |
160 | clock-frequency = <48000000>; |
161 | }; | |
162 | ||
163 | uart2: serial@4806c000 { | |
164 | compatible = "ti,omap2-uart"; | |
165 | ti,hwmods = "uart2"; | |
467f4bd2 TL |
166 | reg = <0x4806c000 0x400>; |
167 | interrupts = <73>; | |
168 | dmas = <&sdma 51 &sdma 52>; | |
169 | dma-names = "tx", "rx"; | |
f20b933d TL |
170 | clock-frequency = <48000000>; |
171 | }; | |
172 | ||
173 | uart3: serial@4806e000 { | |
174 | compatible = "ti,omap2-uart"; | |
175 | ti,hwmods = "uart3"; | |
467f4bd2 TL |
176 | reg = <0x4806e000 0x400>; |
177 | interrupts = <74>; | |
178 | dmas = <&sdma 53 &sdma 54>; | |
179 | dma-names = "tx", "rx"; | |
f20b933d TL |
180 | clock-frequency = <48000000>; |
181 | }; | |
fab8ad0b JH |
182 | |
183 | timer2: timer@4802a000 { | |
002e1ec5 | 184 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
185 | reg = <0x4802a000 0x400>; |
186 | interrupts = <38>; | |
187 | ti,hwmods = "timer2"; | |
188 | }; | |
189 | ||
190 | timer3: timer@48078000 { | |
002e1ec5 | 191 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
192 | reg = <0x48078000 0x400>; |
193 | interrupts = <39>; | |
194 | ti,hwmods = "timer3"; | |
195 | }; | |
196 | ||
197 | timer4: timer@4807a000 { | |
002e1ec5 | 198 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
199 | reg = <0x4807a000 0x400>; |
200 | interrupts = <40>; | |
201 | ti,hwmods = "timer4"; | |
202 | }; | |
203 | ||
204 | timer5: timer@4807c000 { | |
002e1ec5 | 205 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
206 | reg = <0x4807c000 0x400>; |
207 | interrupts = <41>; | |
208 | ti,hwmods = "timer5"; | |
209 | ti,timer-dsp; | |
210 | }; | |
211 | ||
212 | timer6: timer@4807e000 { | |
002e1ec5 | 213 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
214 | reg = <0x4807e000 0x400>; |
215 | interrupts = <42>; | |
216 | ti,hwmods = "timer6"; | |
217 | ti,timer-dsp; | |
218 | }; | |
219 | ||
220 | timer7: timer@48080000 { | |
002e1ec5 | 221 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
222 | reg = <0x48080000 0x400>; |
223 | interrupts = <43>; | |
224 | ti,hwmods = "timer7"; | |
225 | ti,timer-dsp; | |
226 | }; | |
227 | ||
228 | timer8: timer@48082000 { | |
002e1ec5 | 229 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
230 | reg = <0x48082000 0x400>; |
231 | interrupts = <44>; | |
232 | ti,hwmods = "timer8"; | |
233 | ti,timer-dsp; | |
234 | }; | |
235 | ||
236 | timer9: timer@48084000 { | |
002e1ec5 | 237 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
238 | reg = <0x48084000 0x400>; |
239 | interrupts = <45>; | |
240 | ti,hwmods = "timer9"; | |
241 | ti,timer-pwm; | |
242 | }; | |
243 | ||
244 | timer10: timer@48086000 { | |
002e1ec5 | 245 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
246 | reg = <0x48086000 0x400>; |
247 | interrupts = <46>; | |
248 | ti,hwmods = "timer10"; | |
249 | ti,timer-pwm; | |
250 | }; | |
251 | ||
252 | timer11: timer@48088000 { | |
002e1ec5 | 253 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
254 | reg = <0x48088000 0x400>; |
255 | interrupts = <47>; | |
256 | ti,hwmods = "timer11"; | |
257 | ti,timer-pwm; | |
258 | }; | |
259 | ||
260 | timer12: timer@4808a000 { | |
002e1ec5 | 261 | compatible = "ti,omap2420-timer"; |
fab8ad0b JH |
262 | reg = <0x4808a000 0x400>; |
263 | interrupts = <48>; | |
264 | ti,hwmods = "timer12"; | |
265 | ti,timer-pwm; | |
266 | }; | |
0f3b1e44 TV |
267 | |
268 | dss: dss@48050000 { | |
269 | compatible = "ti,omap2-dss"; | |
270 | reg = <0x48050000 0x400>; | |
271 | status = "disabled"; | |
272 | ti,hwmods = "dss_core"; | |
273 | #address-cells = <1>; | |
274 | #size-cells = <1>; | |
275 | ranges; | |
276 | ||
277 | dispc@48050400 { | |
278 | compatible = "ti,omap2-dispc"; | |
279 | reg = <0x48050400 0x400>; | |
280 | interrupts = <25>; | |
281 | ti,hwmods = "dss_dispc"; | |
282 | }; | |
283 | ||
284 | rfbi: encoder@48050800 { | |
285 | compatible = "ti,omap2-rfbi"; | |
286 | reg = <0x48050800 0x400>; | |
287 | status = "disabled"; | |
288 | ti,hwmods = "dss_rfbi"; | |
289 | }; | |
290 | ||
291 | venc: encoder@48050c00 { | |
292 | compatible = "ti,omap2-venc"; | |
293 | reg = <0x48050c00 0x400>; | |
294 | status = "disabled"; | |
295 | ti,hwmods = "dss_venc"; | |
296 | }; | |
297 | }; | |
f20b933d TL |
298 | }; |
299 | }; |