]>
Commit | Line | Data |
---|---|---|
3f187f82 PU |
1 | /* |
2 | * Device Tree Source for OMAP243x SoC | |
3 | * | |
4 | * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/ | |
5 | * | |
6 | * This file is licensed under the terms of the GNU General Public License | |
7 | * version 2. This program is licensed "as is" without any warranty of any | |
8 | * kind, whether express or implied. | |
9 | */ | |
10 | ||
11 | /include/ "omap2.dtsi" | |
12 | ||
13 | / { | |
14 | compatible = "ti,omap2430", "ti,omap2"; | |
15 | ||
16 | ocp { | |
510c0ffd JH |
17 | counter32k: counter@49020000 { |
18 | compatible = "ti,omap-counter32k"; | |
19 | reg = <0x49020000 0x20>; | |
20 | ti,hwmods = "counter_32k"; | |
21 | }; | |
22 | ||
679e3310 TL |
23 | omap2430_pmx: pinmux@49002030 { |
24 | compatible = "ti,omap2430-padconf", "pinctrl-single"; | |
25 | reg = <0x49002030 0x0154>; | |
26 | #address-cells = <1>; | |
27 | #size-cells = <0>; | |
28 | pinctrl-single,register-width = <8>; | |
29 | pinctrl-single,function-mask = <0x3f>; | |
30 | }; | |
31 | ||
423182e3 JH |
32 | gpio1: gpio@4900c000 { |
33 | compatible = "ti,omap2-gpio"; | |
34 | reg = <0x4900c000 0x200>; | |
35 | interrupts = <29>; | |
36 | ti,hwmods = "gpio1"; | |
37 | #gpio-cells = <2>; | |
38 | gpio-controller; | |
39 | #interrupt-cells = <2>; | |
40 | interrupt-controller; | |
41 | }; | |
42 | ||
43 | gpio2: gpio@4900e000 { | |
44 | compatible = "ti,omap2-gpio"; | |
45 | reg = <0x4900e000 0x200>; | |
46 | interrupts = <30>; | |
47 | ti,hwmods = "gpio2"; | |
48 | #gpio-cells = <2>; | |
49 | gpio-controller; | |
50 | #interrupt-cells = <2>; | |
51 | interrupt-controller; | |
52 | }; | |
53 | ||
54 | gpio3: gpio@49010000 { | |
55 | compatible = "ti,omap2-gpio"; | |
56 | reg = <0x49010000 0x200>; | |
57 | interrupts = <31>; | |
58 | ti,hwmods = "gpio3"; | |
59 | #gpio-cells = <2>; | |
60 | gpio-controller; | |
61 | #interrupt-cells = <2>; | |
62 | interrupt-controller; | |
63 | }; | |
64 | ||
65 | gpio4: gpio@49012000 { | |
66 | compatible = "ti,omap2-gpio"; | |
67 | reg = <0x49012000 0x200>; | |
68 | interrupts = <32>; | |
69 | ti,hwmods = "gpio4"; | |
70 | #gpio-cells = <2>; | |
71 | gpio-controller; | |
72 | #interrupt-cells = <2>; | |
73 | interrupt-controller; | |
74 | }; | |
75 | ||
76 | gpio5: gpio@480b6000 { | |
77 | compatible = "ti,omap2-gpio"; | |
78 | reg = <0x480b6000 0x200>; | |
79 | interrupts = <33>; | |
80 | ti,hwmods = "gpio5"; | |
81 | #gpio-cells = <2>; | |
82 | gpio-controller; | |
83 | #interrupt-cells = <2>; | |
84 | interrupt-controller; | |
85 | }; | |
86 | ||
1c7dbb55 JH |
87 | gpmc: gpmc@6e000000 { |
88 | compatible = "ti,omap2430-gpmc"; | |
89 | reg = <0x6e000000 0x1000>; | |
90 | #address-cells = <2>; | |
91 | #size-cells = <1>; | |
92 | interrupts = <20>; | |
93 | gpmc,num-cs = <8>; | |
94 | gpmc,num-waitpins = <4>; | |
95 | ti,hwmods = "gpmc"; | |
96 | }; | |
97 | ||
3f187f82 PU |
98 | mcbsp1: mcbsp@48074000 { |
99 | compatible = "ti,omap2430-mcbsp"; | |
100 | reg = <0x48074000 0xff>; | |
101 | reg-names = "mpu"; | |
102 | interrupts = <64>, /* OCP compliant interrupt */ | |
103 | <59>, /* TX interrupt */ | |
104 | <60>, /* RX interrupt */ | |
105 | <61>; /* RX overflow interrupt */ | |
106 | interrupt-names = "common", "tx", "rx", "rx_overflow"; | |
3f187f82 PU |
107 | ti,buffer-size = <128>; |
108 | ti,hwmods = "mcbsp1"; | |
109 | }; | |
110 | ||
111 | mcbsp2: mcbsp@48076000 { | |
112 | compatible = "ti,omap2430-mcbsp"; | |
113 | reg = <0x48076000 0xff>; | |
114 | reg-names = "mpu"; | |
115 | interrupts = <16>, /* OCP compliant interrupt */ | |
116 | <62>, /* TX interrupt */ | |
117 | <63>; /* RX interrupt */ | |
118 | interrupt-names = "common", "tx", "rx"; | |
3f187f82 PU |
119 | ti,buffer-size = <128>; |
120 | ti,hwmods = "mcbsp2"; | |
121 | }; | |
122 | ||
123 | mcbsp3: mcbsp@4808c000 { | |
124 | compatible = "ti,omap2430-mcbsp"; | |
125 | reg = <0x4808c000 0xff>; | |
126 | reg-names = "mpu"; | |
127 | interrupts = <17>, /* OCP compliant interrupt */ | |
128 | <89>, /* TX interrupt */ | |
129 | <90>; /* RX interrupt */ | |
130 | interrupt-names = "common", "tx", "rx"; | |
3f187f82 PU |
131 | ti,buffer-size = <128>; |
132 | ti,hwmods = "mcbsp3"; | |
133 | }; | |
134 | ||
135 | mcbsp4: mcbsp@4808e000 { | |
136 | compatible = "ti,omap2430-mcbsp"; | |
137 | reg = <0x4808e000 0xff>; | |
138 | reg-names = "mpu"; | |
139 | interrupts = <18>, /* OCP compliant interrupt */ | |
140 | <54>, /* TX interrupt */ | |
141 | <55>; /* RX interrupt */ | |
142 | interrupt-names = "common", "tx", "rx"; | |
3f187f82 PU |
143 | ti,buffer-size = <128>; |
144 | ti,hwmods = "mcbsp4"; | |
145 | }; | |
146 | ||
147 | mcbsp5: mcbsp@48096000 { | |
148 | compatible = "ti,omap2430-mcbsp"; | |
149 | reg = <0x48096000 0xff>; | |
150 | reg-names = "mpu"; | |
151 | interrupts = <19>, /* OCP compliant interrupt */ | |
152 | <81>, /* TX interrupt */ | |
153 | <82>; /* RX interrupt */ | |
154 | interrupt-names = "common", "tx", "rx"; | |
3f187f82 PU |
155 | ti,buffer-size = <128>; |
156 | ti,hwmods = "mcbsp5"; | |
157 | }; | |
fab8ad0b JH |
158 | |
159 | timer1: timer@49018000 { | |
160 | compatible = "ti,omap2-timer"; | |
161 | reg = <0x49018000 0x400>; | |
162 | interrupts = <37>; | |
163 | ti,hwmods = "timer1"; | |
164 | ti,timer-alwon; | |
165 | }; | |
3f187f82 PU |
166 | }; |
167 | }; |