]>
Commit | Line | Data |
---|---|---|
947fd0a2 JMC |
1 | /* |
2 | * Device Tree Source for IGEP Technology devices | |
3 | * | |
4 | * Copyright (C) 2012 Javier Martinez Canillas <javier@collabora.co.uk> | |
5 | * Copyright (C) 2012 Enric Balletbo i Serra <eballetbo@gmail.com> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License version 2 as | |
9 | * published by the Free Software Foundation. | |
10 | */ | |
11 | /dts-v1/; | |
12 | ||
98ef7957 | 13 | #include "omap34xx.dtsi" |
947fd0a2 JMC |
14 | |
15 | / { | |
16 | memory { | |
17 | device_type = "memory"; | |
18 | reg = <0x80000000 0x20000000>; /* 512 MB */ | |
19 | }; | |
20 | ||
21 | sound { | |
22 | compatible = "ti,omap-twl4030"; | |
23 | ti,model = "igep2"; | |
24 | ti,mcbsp = <&mcbsp2>; | |
25 | ti,codec = <&twl_audio>; | |
26 | }; | |
27 | }; | |
28 | ||
29 | &omap3_pmx_core { | |
bc0b8b70 MB |
30 | uart1_pins: pinmux_uart1_pins { |
31 | pinctrl-single,pins = < | |
bcd3cca7 FV |
32 | 0x152 (PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */ |
33 | 0x14c (PIN_OUTPUT |MUX_MODE0) /* uart1_tx.uart1_tx */ | |
bc0b8b70 MB |
34 | >; |
35 | }; | |
36 | ||
37 | uart2_pins: pinmux_uart2_pins { | |
38 | pinctrl-single,pins = < | |
bcd3cca7 FV |
39 | 0x14a (PIN_INPUT | MUX_MODE0) /* uart2_rx.uart2_rx */ |
40 | 0x148 (PIN_OUTPUT | MUX_MODE0) /* uart2_tx.uart2_tx */ | |
bc0b8b70 MB |
41 | >; |
42 | }; | |
43 | ||
947fd0a2 JMC |
44 | uart3_pins: pinmux_uart3_pins { |
45 | pinctrl-single,pins = < | |
bcd3cca7 FV |
46 | 0x16e (PIN_INPUT | MUX_MODE0) /* uart3_rx.uart3_rx */ |
47 | 0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx.uart3_tx */ | |
947fd0a2 JMC |
48 | >; |
49 | }; | |
50 | ||
51 | mmc1_pins: pinmux_mmc1_pins { | |
52 | pinctrl-single,pins = < | |
bcd3cca7 FV |
53 | 0x114 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */ |
54 | 0x116 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */ | |
55 | 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */ | |
56 | 0x11a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */ | |
57 | 0x11c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */ | |
58 | 0x11e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */ | |
59 | 0x120 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat4.sdmmc1_dat4 */ | |
60 | 0x122 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat5.sdmmc1_dat5 */ | |
61 | 0x124 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat6.sdmmc1_dat6 */ | |
62 | 0x126 (PIN_INPUT | MUX_MODE0) /* sdmmc1_dat7.sdmmc1_dat7 */ | |
947fd0a2 JMC |
63 | >; |
64 | }; | |
d72b4415 JMC |
65 | |
66 | smsc911x_pins: pinmux_smsc911x_pins { | |
67 | pinctrl-single,pins = < | |
bcd3cca7 | 68 | 0x1a2 (PIN_INPUT | MUX_MODE4) /* mcspi1_cs2.gpio_176 */ |
d72b4415 JMC |
69 | >; |
70 | }; | |
947fd0a2 JMC |
71 | }; |
72 | ||
73 | &i2c1 { | |
74 | clock-frequency = <2600000>; | |
75 | ||
76 | twl: twl@48 { | |
77 | reg = <0x48>; | |
78 | interrupts = <7>; /* SYS_NIRQ cascaded to intc */ | |
79 | interrupt-parent = <&intc>; | |
80 | ||
81 | twl_audio: audio { | |
82 | compatible = "ti,twl4030-audio"; | |
83 | codec { | |
84 | }; | |
85 | }; | |
86 | }; | |
87 | }; | |
88 | ||
98ef7957 | 89 | #include "twl4030.dtsi" |
947fd0a2 JMC |
90 | |
91 | &i2c2 { | |
92 | clock-frequency = <400000>; | |
93 | }; | |
94 | ||
95 | &mmc1 { | |
96 | pinctrl-names = "default"; | |
97 | pinctrl-0 = <&mmc1_pins>; | |
98 | vmmc-supply = <&vmmc1>; | |
99 | vmmc_aux-supply = <&vsim>; | |
100 | bus-width = <8>; | |
101 | }; | |
102 | ||
103 | &mmc2 { | |
104 | status = "disabled"; | |
105 | }; | |
106 | ||
107 | &mmc3 { | |
108 | status = "disabled"; | |
109 | }; | |
110 | ||
bc0b8b70 MB |
111 | &uart1 { |
112 | pinctrl-names = "default"; | |
113 | pinctrl-0 = <&uart1_pins>; | |
114 | }; | |
115 | ||
116 | &uart2 { | |
117 | pinctrl-names = "default"; | |
118 | pinctrl-0 = <&uart2_pins>; | |
119 | }; | |
120 | ||
947fd0a2 JMC |
121 | &uart3 { |
122 | pinctrl-names = "default"; | |
123 | pinctrl-0 = <&uart3_pins>; | |
124 | }; | |
125 | ||
126 | &twl_gpio { | |
127 | ti,use-leds; | |
128 | }; |