]>
Commit | Line | Data |
---|---|---|
755d57b2 MD |
1 | /* |
2 | * Device Tree Source for the r8a7740 SoC | |
3 | * | |
4 | * Copyright (C) 2012 Renesas Solutions Corp. | |
5 | * | |
6 | * This file is licensed under the terms of the GNU General Public License | |
7 | * version 2. This program is licensed "as is" without any warranty of any | |
8 | * kind, whether express or implied. | |
9 | */ | |
10 | ||
11 | /include/ "skeleton.dtsi" | |
12 | ||
d9ffd583 | 13 | #include <dt-bindings/clock/r8a7740-clock.h> |
e1e7b6fa | 14 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
5f75e73c LP |
15 | #include <dt-bindings/interrupt-controller/irq.h> |
16 | ||
755d57b2 MD |
17 | / { |
18 | compatible = "renesas,r8a7740"; | |
9ff254ad | 19 | interrupt-parent = <&gic>; |
755d57b2 MD |
20 | |
21 | cpus { | |
b4032013 LP |
22 | #address-cells = <1>; |
23 | #size-cells = <0>; | |
755d57b2 MD |
24 | cpu@0 { |
25 | compatible = "arm,cortex-a9"; | |
b4032013 LP |
26 | device_type = "cpu"; |
27 | reg = <0x0>; | |
63575d8c | 28 | clock-frequency = <800000000>; |
aba07789 | 29 | power-domains = <&pd_a3sm>; |
374e7007 | 30 | next-level-cache = <&L2>; |
755d57b2 MD |
31 | }; |
32 | }; | |
744fdc8d BH |
33 | |
34 | gic: interrupt-controller@c2800000 { | |
ad14ba96 | 35 | compatible = "arm,pl390"; |
744fdc8d | 36 | #interrupt-cells = <3>; |
744fdc8d BH |
37 | interrupt-controller; |
38 | reg = <0xc2800000 0x1000>, | |
39 | <0xc2000000 0x1000>; | |
40 | }; | |
41 | ||
28c8c0aa | 42 | L2: cache-controller@f0100000 { |
374e7007 GU |
43 | compatible = "arm,pl310-cache"; |
44 | reg = <0xf0100000 0x1000>; | |
e1e7b6fa | 45 | interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>; |
374e7007 GU |
46 | power-domains = <&pd_a3sm>; |
47 | arm,data-latency = <3 3 3>; | |
48 | arm,tag-latency = <2 2 2>; | |
49 | arm,shared-override; | |
50 | cache-unified; | |
51 | cache-level = <2>; | |
52 | }; | |
53 | ||
f4c6d004 GU |
54 | dbsc3: memory-controller@fe400000 { |
55 | compatible = "renesas,dbsc3-r8a7740"; | |
56 | reg = <0xfe400000 0x400>; | |
57 | power-domains = <&pd_a4s>; | |
58 | }; | |
59 | ||
b21ed4eb MD |
60 | pmu { |
61 | compatible = "arm,cortex-a9-pmu"; | |
e1e7b6fa | 62 | interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; |
b21ed4eb MD |
63 | }; |
64 | ||
aba07789 GU |
65 | ptm { |
66 | compatible = "arm,coresight-etm3x"; | |
67 | power-domains = <&pd_d4>; | |
68 | }; | |
69 | ||
c10df265 | 70 | cmt1: timer@e6138000 { |
a2ffcf87 | 71 | compatible = "renesas,cmt-48-r8a7740", "renesas,cmt-48"; |
c10df265 | 72 | reg = <0xe6138000 0x170>; |
e1e7b6fa | 73 | interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>; |
c10df265 SH |
74 | clocks = <&mstp3_clks R8A7740_CLK_CMT1>; |
75 | clock-names = "fck"; | |
aba07789 | 76 | power-domains = <&pd_c5>; |
c10df265 SH |
77 | |
78 | renesas,channels-mask = <0x3f>; | |
79 | ||
80 | status = "disabled"; | |
81 | }; | |
82 | ||
744fdc8d | 83 | /* irqpin0: IRQ0 - IRQ7 */ |
32e40942 | 84 | irqpin0: interrupt-controller@e6900000 { |
96327999 | 85 | compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin"; |
744fdc8d BH |
86 | #interrupt-cells = <2>; |
87 | interrupt-controller; | |
88 | reg = <0xe6900000 4>, | |
89 | <0xe6900010 4>, | |
90 | <0xe6900020 1>, | |
91 | <0xe6900040 1>, | |
92 | <0xe6900060 1>; | |
e1e7b6fa SH |
93 | interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH |
94 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
95 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
96 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
97 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
98 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
99 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
100 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>; | |
3ab84ee9 | 101 | clocks = <&mstp2_clks R8A7740_CLK_INTCA>; |
aba07789 | 102 | power-domains = <&pd_a4s>; |
744fdc8d BH |
103 | }; |
104 | ||
105 | /* irqpin1: IRQ8 - IRQ15 */ | |
32e40942 | 106 | irqpin1: interrupt-controller@e6900004 { |
96327999 | 107 | compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin"; |
744fdc8d BH |
108 | #interrupt-cells = <2>; |
109 | interrupt-controller; | |
110 | reg = <0xe6900004 4>, | |
111 | <0xe6900014 4>, | |
112 | <0xe6900024 1>, | |
113 | <0xe6900044 1>, | |
114 | <0xe6900064 1>; | |
e1e7b6fa SH |
115 | interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH |
116 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
117 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
118 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
119 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
120 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
121 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
122 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>; | |
3ab84ee9 | 123 | clocks = <&mstp2_clks R8A7740_CLK_INTCA>; |
aba07789 | 124 | power-domains = <&pd_a4s>; |
744fdc8d BH |
125 | }; |
126 | ||
127 | /* irqpin2: IRQ16 - IRQ23 */ | |
32e40942 | 128 | irqpin2: interrupt-controller@e6900008 { |
96327999 | 129 | compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin"; |
744fdc8d BH |
130 | #interrupt-cells = <2>; |
131 | interrupt-controller; | |
132 | reg = <0xe6900008 4>, | |
133 | <0xe6900018 4>, | |
134 | <0xe6900028 1>, | |
135 | <0xe6900048 1>, | |
136 | <0xe6900068 1>; | |
e1e7b6fa SH |
137 | interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH |
138 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
139 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
140 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
141 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
142 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
143 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
144 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>; | |
3ab84ee9 | 145 | clocks = <&mstp2_clks R8A7740_CLK_INTCA>; |
aba07789 | 146 | power-domains = <&pd_a4s>; |
744fdc8d BH |
147 | }; |
148 | ||
149 | /* irqpin3: IRQ24 - IRQ31 */ | |
32e40942 | 150 | irqpin3: interrupt-controller@e690000c { |
96327999 | 151 | compatible = "renesas,intc-irqpin-r8a7740", "renesas,intc-irqpin"; |
744fdc8d BH |
152 | #interrupt-cells = <2>; |
153 | interrupt-controller; | |
154 | reg = <0xe690000c 4>, | |
155 | <0xe690001c 4>, | |
156 | <0xe690002c 1>, | |
157 | <0xe690004c 1>, | |
158 | <0xe690006c 1>; | |
e1e7b6fa SH |
159 | interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH |
160 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
161 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
162 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
163 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
164 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
165 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH | |
166 | GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>; | |
3ab84ee9 | 167 | clocks = <&mstp2_clks R8A7740_CLK_INTCA>; |
aba07789 | 168 | power-domains = <&pd_a4s>; |
744fdc8d BH |
169 | }; |
170 | ||
08ec67b5 GU |
171 | ether: ethernet@e9a00000 { |
172 | compatible = "renesas,gether-r8a7740"; | |
173 | reg = <0xe9a00000 0x800>, | |
174 | <0xe9a01800 0x800>; | |
e1e7b6fa | 175 | interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 176 | clocks = <&mstp3_clks R8A7740_CLK_GETHER>; |
aba07789 | 177 | power-domains = <&pd_a4s>; |
08ec67b5 GU |
178 | phy-mode = "mii"; |
179 | #address-cells = <1>; | |
180 | #size-cells = <0>; | |
181 | status = "disabled"; | |
182 | }; | |
183 | ||
744fdc8d BH |
184 | i2c0: i2c@fff20000 { |
185 | #address-cells = <1>; | |
186 | #size-cells = <0>; | |
5c53f50c | 187 | compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic"; |
744fdc8d | 188 | reg = <0xfff20000 0x425>; |
e1e7b6fa SH |
189 | interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH |
190 | GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH | |
191 | GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH | |
192 | GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 193 | clocks = <&mstp1_clks R8A7740_CLK_IIC0>; |
aba07789 | 194 | power-domains = <&pd_a4r>; |
eda3a4fa | 195 | status = "disabled"; |
744fdc8d BH |
196 | }; |
197 | ||
198 | i2c1: i2c@e6c20000 { | |
199 | #address-cells = <1>; | |
200 | #size-cells = <0>; | |
5c53f50c | 201 | compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic"; |
744fdc8d | 202 | reg = <0xe6c20000 0x425>; |
e1e7b6fa SH |
203 | interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH |
204 | GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH | |
205 | GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH | |
206 | GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 207 | clocks = <&mstp3_clks R8A7740_CLK_IIC1>; |
aba07789 | 208 | power-domains = <&pd_a3sp>; |
eda3a4fa | 209 | status = "disabled"; |
744fdc8d | 210 | }; |
f36218d2 | 211 | |
fa12355b SH |
212 | scifa0: serial@e6c40000 { |
213 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
214 | reg = <0xe6c40000 0x100>; | |
e1e7b6fa | 215 | interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 216 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA0>; |
0995b9a8 | 217 | clock-names = "fck"; |
aba07789 | 218 | power-domains = <&pd_a3sp>; |
fa12355b SH |
219 | status = "disabled"; |
220 | }; | |
221 | ||
222 | scifa1: serial@e6c50000 { | |
223 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
224 | reg = <0xe6c50000 0x100>; | |
e1e7b6fa | 225 | interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 226 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA1>; |
0995b9a8 | 227 | clock-names = "fck"; |
aba07789 | 228 | power-domains = <&pd_a3sp>; |
fa12355b SH |
229 | status = "disabled"; |
230 | }; | |
231 | ||
232 | scifa2: serial@e6c60000 { | |
233 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
234 | reg = <0xe6c60000 0x100>; | |
e1e7b6fa | 235 | interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>; |
b345aee4 | 236 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA2>; |
0995b9a8 | 237 | clock-names = "fck"; |
aba07789 | 238 | power-domains = <&pd_a3sp>; |
fa12355b SH |
239 | status = "disabled"; |
240 | }; | |
241 | ||
242 | scifa3: serial@e6c70000 { | |
243 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
244 | reg = <0xe6c70000 0x100>; | |
e1e7b6fa | 245 | interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 246 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA3>; |
0995b9a8 | 247 | clock-names = "fck"; |
aba07789 | 248 | power-domains = <&pd_a3sp>; |
fa12355b SH |
249 | status = "disabled"; |
250 | }; | |
251 | ||
252 | scifa4: serial@e6c80000 { | |
253 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
254 | reg = <0xe6c80000 0x100>; | |
e1e7b6fa | 255 | interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 256 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA4>; |
0995b9a8 | 257 | clock-names = "fck"; |
aba07789 | 258 | power-domains = <&pd_a3sp>; |
fa12355b SH |
259 | status = "disabled"; |
260 | }; | |
261 | ||
262 | scifa5: serial@e6cb0000 { | |
263 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
264 | reg = <0xe6cb0000 0x100>; | |
e1e7b6fa | 265 | interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 266 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA5>; |
0995b9a8 | 267 | clock-names = "fck"; |
aba07789 | 268 | power-domains = <&pd_a3sp>; |
fa12355b SH |
269 | status = "disabled"; |
270 | }; | |
271 | ||
272 | scifa6: serial@e6cc0000 { | |
273 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
274 | reg = <0xe6cc0000 0x100>; | |
e1e7b6fa | 275 | interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 276 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA6>; |
0995b9a8 | 277 | clock-names = "fck"; |
aba07789 | 278 | power-domains = <&pd_a3sp>; |
fa12355b SH |
279 | status = "disabled"; |
280 | }; | |
281 | ||
282 | scifa7: serial@e6cd0000 { | |
283 | compatible = "renesas,scifa-r8a7740", "renesas,scifa"; | |
284 | reg = <0xe6cd0000 0x100>; | |
e1e7b6fa | 285 | interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 286 | clocks = <&mstp2_clks R8A7740_CLK_SCIFA7>; |
0995b9a8 | 287 | clock-names = "fck"; |
aba07789 | 288 | power-domains = <&pd_a3sp>; |
fa12355b SH |
289 | status = "disabled"; |
290 | }; | |
291 | ||
50663822 | 292 | scifb: serial@e6c30000 { |
fa12355b SH |
293 | compatible = "renesas,scifb-r8a7740", "renesas,scifb"; |
294 | reg = <0xe6c30000 0x100>; | |
e1e7b6fa | 295 | interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; |
4a7ae2e2 | 296 | clocks = <&mstp2_clks R8A7740_CLK_SCIFB>; |
0995b9a8 | 297 | clock-names = "fck"; |
aba07789 | 298 | power-domains = <&pd_a3sp>; |
fa12355b SH |
299 | status = "disabled"; |
300 | }; | |
301 | ||
f36218d2 LP |
302 | pfc: pfc@e6050000 { |
303 | compatible = "renesas,pfc-r8a7740"; | |
304 | reg = <0xe6050000 0x8000>, | |
305 | <0xe605800c 0x20>; | |
306 | gpio-controller; | |
307 | #gpio-cells = <2>; | |
09d1c7b4 | 308 | gpio-ranges = <&pfc 0 0 212>; |
778de006 LP |
309 | interrupts-extended = |
310 | <&irqpin0 0 0>, <&irqpin0 1 0>, <&irqpin0 2 0>, <&irqpin0 3 0>, | |
311 | <&irqpin0 4 0>, <&irqpin0 5 0>, <&irqpin0 6 0>, <&irqpin0 7 0>, | |
312 | <&irqpin1 0 0>, <&irqpin1 1 0>, <&irqpin1 2 0>, <&irqpin1 3 0>, | |
313 | <&irqpin1 4 0>, <&irqpin1 5 0>, <&irqpin1 6 0>, <&irqpin1 7 0>, | |
314 | <&irqpin2 0 0>, <&irqpin2 1 0>, <&irqpin2 2 0>, <&irqpin2 3 0>, | |
315 | <&irqpin2 4 0>, <&irqpin2 5 0>, <&irqpin2 6 0>, <&irqpin2 7 0>, | |
316 | <&irqpin3 0 0>, <&irqpin3 1 0>, <&irqpin3 2 0>, <&irqpin3 3 0>, | |
317 | <&irqpin3 4 0>, <&irqpin3 5 0>, <&irqpin3 6 0>, <&irqpin3 7 0>; | |
aba07789 | 318 | power-domains = <&pd_c5>; |
f36218d2 | 319 | }; |
fa91515c | 320 | |
8b3e32c1 LP |
321 | tpu: pwm@e6600000 { |
322 | compatible = "renesas,tpu-r8a7740", "renesas,tpu"; | |
323 | reg = <0xe6600000 0x100>; | |
4a7ae2e2 | 324 | clocks = <&mstp3_clks R8A7740_CLK_TPU0>; |
aba07789 | 325 | power-domains = <&pd_a3sp>; |
8b3e32c1 LP |
326 | status = "disabled"; |
327 | #pwm-cells = <3>; | |
328 | }; | |
e99d7963 | 329 | |
7d907894 | 330 | mmcif0: mmc@e6bd0000 { |
5c53f50c | 331 | compatible = "renesas,mmcif-r8a7740", "renesas,sh-mmcif"; |
e99d7963 | 332 | reg = <0xe6bd0000 0x100>; |
e1e7b6fa SH |
333 | interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH |
334 | GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 335 | clocks = <&mstp3_clks R8A7740_CLK_MMC>; |
aba07789 | 336 | power-domains = <&pd_a3sp>; |
e99d7963 GL |
337 | status = "disabled"; |
338 | }; | |
339 | ||
7d907894 | 340 | sdhi0: sd@e6850000 { |
e99d7963 GL |
341 | compatible = "renesas,sdhi-r8a7740"; |
342 | reg = <0xe6850000 0x100>; | |
e1e7b6fa SH |
343 | interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH |
344 | GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH | |
345 | GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 346 | clocks = <&mstp3_clks R8A7740_CLK_SDHI0>; |
aba07789 | 347 | power-domains = <&pd_a3sp>; |
e99d7963 GL |
348 | cap-sd-highspeed; |
349 | cap-sdio-irq; | |
350 | status = "disabled"; | |
351 | }; | |
352 | ||
7d907894 | 353 | sdhi1: sd@e6860000 { |
e99d7963 GL |
354 | compatible = "renesas,sdhi-r8a7740"; |
355 | reg = <0xe6860000 0x100>; | |
e1e7b6fa SH |
356 | interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH |
357 | GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH | |
358 | GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 359 | clocks = <&mstp3_clks R8A7740_CLK_SDHI1>; |
aba07789 | 360 | power-domains = <&pd_a3sp>; |
e99d7963 GL |
361 | cap-sd-highspeed; |
362 | cap-sdio-irq; | |
363 | status = "disabled"; | |
364 | }; | |
7d907894 KM |
365 | |
366 | sdhi2: sd@e6870000 { | |
367 | compatible = "renesas,sdhi-r8a7740"; | |
368 | reg = <0xe6870000 0x100>; | |
e1e7b6fa SH |
369 | interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH |
370 | GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH | |
371 | GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>; | |
4a7ae2e2 | 372 | clocks = <&mstp4_clks R8A7740_CLK_SDHI2>; |
aba07789 | 373 | power-domains = <&pd_a3sp>; |
7d907894 KM |
374 | cap-sd-highspeed; |
375 | cap-sdio-irq; | |
376 | status = "disabled"; | |
377 | }; | |
efcd869b KM |
378 | |
379 | sh_fsi2: sound@fe1f0000 { | |
380 | #sound-dai-cells = <1>; | |
5c53f50c | 381 | compatible = "renesas,fsi2-r8a7740", "renesas,sh_fsi2"; |
efcd869b | 382 | reg = <0xfe1f0000 0x400>; |
e1e7b6fa | 383 | interrupts = <GIC_SPI 9 0x4>; |
4a7ae2e2 | 384 | clocks = <&mstp3_clks R8A7740_CLK_FSI>; |
aba07789 | 385 | power-domains = <&pd_a4mp>; |
efcd869b KM |
386 | status = "disabled"; |
387 | }; | |
d9ffd583 | 388 | |
60036333 GU |
389 | tmu0: timer@fff80000 { |
390 | compatible = "renesas,tmu-r8a7740", "renesas,tmu"; | |
391 | reg = <0xfff80000 0x2c>; | |
e1e7b6fa SH |
392 | interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>, |
393 | <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>, | |
394 | <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>; | |
60036333 GU |
395 | clocks = <&mstp1_clks R8A7740_CLK_TMU0>; |
396 | clock-names = "fck"; | |
aba07789 | 397 | power-domains = <&pd_a4r>; |
60036333 GU |
398 | |
399 | #renesas,channels = <3>; | |
400 | ||
401 | status = "disabled"; | |
402 | }; | |
403 | ||
404 | tmu1: timer@fff90000 { | |
405 | compatible = "renesas,tmu-r8a7740", "renesas,tmu"; | |
406 | reg = <0xfff90000 0x2c>; | |
e1e7b6fa SH |
407 | interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>, |
408 | <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>, | |
409 | <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>; | |
60036333 GU |
410 | clocks = <&mstp1_clks R8A7740_CLK_TMU1>; |
411 | clock-names = "fck"; | |
aba07789 | 412 | power-domains = <&pd_a4r>; |
60036333 GU |
413 | |
414 | #renesas,channels = <3>; | |
415 | ||
416 | status = "disabled"; | |
417 | }; | |
418 | ||
d9ffd583 UH |
419 | clocks { |
420 | #address-cells = <1>; | |
421 | #size-cells = <1>; | |
422 | ranges; | |
423 | ||
424 | /* External root clock */ | |
2dca7898 | 425 | extalr_clk: extalr { |
d9ffd583 UH |
426 | compatible = "fixed-clock"; |
427 | #clock-cells = <0>; | |
428 | clock-frequency = <32768>; | |
d9ffd583 | 429 | }; |
2dca7898 | 430 | extal1_clk: extal1 { |
d9ffd583 UH |
431 | compatible = "fixed-clock"; |
432 | #clock-cells = <0>; | |
433 | clock-frequency = <0>; | |
d9ffd583 | 434 | }; |
2dca7898 | 435 | extal2_clk: extal2 { |
d9ffd583 UH |
436 | compatible = "fixed-clock"; |
437 | #clock-cells = <0>; | |
438 | clock-frequency = <0>; | |
d9ffd583 | 439 | }; |
2dca7898 | 440 | dv_clk: dv { |
d9ffd583 UH |
441 | compatible = "fixed-clock"; |
442 | #clock-cells = <0>; | |
443 | clock-frequency = <27000000>; | |
d9ffd583 | 444 | }; |
2dca7898 | 445 | fmsick_clk: fmsick { |
fe7c20fa UH |
446 | compatible = "fixed-clock"; |
447 | #clock-cells = <0>; | |
448 | clock-frequency = <0>; | |
fe7c20fa | 449 | }; |
2dca7898 | 450 | fmsock_clk: fmsock { |
fe7c20fa UH |
451 | compatible = "fixed-clock"; |
452 | #clock-cells = <0>; | |
453 | clock-frequency = <0>; | |
fe7c20fa | 454 | }; |
2dca7898 | 455 | fsiack_clk: fsiack { |
d9ffd583 UH |
456 | compatible = "fixed-clock"; |
457 | #clock-cells = <0>; | |
458 | clock-frequency = <0>; | |
d9ffd583 | 459 | }; |
2dca7898 | 460 | fsibck_clk: fsibck { |
d9ffd583 UH |
461 | compatible = "fixed-clock"; |
462 | #clock-cells = <0>; | |
463 | clock-frequency = <0>; | |
d9ffd583 UH |
464 | }; |
465 | ||
466 | /* Special CPG clocks */ | |
467 | cpg_clocks: cpg_clocks@e6150000 { | |
468 | compatible = "renesas,r8a7740-cpg-clocks"; | |
469 | reg = <0xe6150000 0x10000>; | |
470 | clocks = <&extal1_clk>, <&extalr_clk>; | |
471 | #clock-cells = <1>; | |
472 | clock-output-names = "system", "pllc0", "pllc1", | |
473 | "pllc2", "r", | |
474 | "usb24s", | |
475 | "i", "zg", "b", "m1", "hp", | |
476 | "hpp", "usbp", "s", "zb", "m3", | |
477 | "cp"; | |
478 | }; | |
479 | ||
480 | /* Variable factor clocks (DIV6) */ | |
2dca7898 | 481 | vclk1_clk: vclk1@e6150008 { |
fe7c20fa UH |
482 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
483 | reg = <0xe6150008 4>; | |
484 | clocks = <&pllc1_div2_clk>, <0>, <&dv_clk>, | |
485 | <&cpg_clocks R8A7740_CLK_USB24S>, | |
486 | <&extal1_div2_clk>, <&extalr_clk>, <0>, | |
487 | <0>; | |
488 | #clock-cells = <0>; | |
fe7c20fa | 489 | }; |
2dca7898 | 490 | vclk2_clk: vclk2@e615000c { |
fe7c20fa UH |
491 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
492 | reg = <0xe615000c 4>; | |
493 | clocks = <&pllc1_div2_clk>, <0>, <&dv_clk>, | |
494 | <&cpg_clocks R8A7740_CLK_USB24S>, | |
495 | <&extal1_div2_clk>, <&extalr_clk>, <0>, | |
496 | <0>; | |
497 | #clock-cells = <0>; | |
fe7c20fa | 498 | }; |
2dca7898 | 499 | fmsi_clk: fmsi@e6150010 { |
fe7c20fa UH |
500 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
501 | reg = <0xe6150010 4>; | |
502 | clocks = <&pllc1_div2_clk>, <&fmsick_clk>, <0>, <0>; | |
503 | #clock-cells = <0>; | |
fe7c20fa | 504 | }; |
2dca7898 | 505 | fmso_clk: fmso@e6150014 { |
fe7c20fa UH |
506 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
507 | reg = <0xe6150014 4>; | |
508 | clocks = <&pllc1_div2_clk>, <&fmsock_clk>, <0>, <0>; | |
509 | #clock-cells = <0>; | |
fe7c20fa | 510 | }; |
2dca7898 | 511 | fsia_clk: fsia@e6150018 { |
fe7c20fa UH |
512 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
513 | reg = <0xe6150018 4>; | |
514 | clocks = <&pllc1_div2_clk>, <&fsiack_clk>, <0>, <0>; | |
515 | #clock-cells = <0>; | |
fe7c20fa | 516 | }; |
2dca7898 | 517 | sub_clk: sub@e6150080 { |
d9ffd583 UH |
518 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
519 | reg = <0xe6150080 4>; | |
fe7c20fa UH |
520 | clocks = <&pllc1_div2_clk>, |
521 | <&cpg_clocks R8A7740_CLK_USB24S>, <0>, <0>; | |
d9ffd583 | 522 | #clock-cells = <0>; |
d9ffd583 | 523 | }; |
2dca7898 | 524 | spu_clk: spu@e6150084 { |
fe7c20fa UH |
525 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
526 | reg = <0xe6150084 4>; | |
527 | clocks = <&pllc1_div2_clk>, | |
528 | <&cpg_clocks R8A7740_CLK_USB24S>, <0>, <0>; | |
529 | #clock-cells = <0>; | |
fe7c20fa | 530 | }; |
2dca7898 | 531 | vou_clk: vou@e6150088 { |
fe7c20fa UH |
532 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
533 | reg = <0xe6150088 4>; | |
534 | clocks = <&pllc1_div2_clk>, <&extal1_clk>, <&dv_clk>, | |
535 | <0>; | |
536 | #clock-cells = <0>; | |
fe7c20fa | 537 | }; |
2dca7898 | 538 | stpro_clk: stpro@e615009c { |
fe7c20fa UH |
539 | compatible = "renesas,r8a7740-div6-clock", "renesas,cpg-div6-clock"; |
540 | reg = <0xe615009c 4>; | |
541 | clocks = <&cpg_clocks R8A7740_CLK_PLLC0>; | |
542 | #clock-cells = <0>; | |
fe7c20fa | 543 | }; |
d9ffd583 UH |
544 | |
545 | /* Fixed factor clocks */ | |
2dca7898 | 546 | pllc1_div2_clk: pllc1_div2 { |
d9ffd583 UH |
547 | compatible = "fixed-factor-clock"; |
548 | clocks = <&cpg_clocks R8A7740_CLK_PLLC1>; | |
549 | #clock-cells = <0>; | |
550 | clock-div = <2>; | |
551 | clock-mult = <1>; | |
d9ffd583 | 552 | }; |
2dca7898 | 553 | extal1_div2_clk: extal1_div2 { |
d9ffd583 UH |
554 | compatible = "fixed-factor-clock"; |
555 | clocks = <&extal1_clk>; | |
556 | #clock-cells = <0>; | |
557 | clock-div = <2>; | |
558 | clock-mult = <1>; | |
d9ffd583 UH |
559 | }; |
560 | ||
561 | /* Gate clocks */ | |
562 | subck_clks: subck_clks@e6150080 { | |
563 | compatible = "renesas,r8a7740-mstp-clocks", "renesas,cpg-mstp-clocks"; | |
564 | reg = <0xe6150080 4>; | |
565 | clocks = <&sub_clk>, <&sub_clk>; | |
566 | #clock-cells = <1>; | |
9f04e567 | 567 | clock-indices = < |
d9ffd583 UH |
568 | R8A7740_CLK_SUBCK R8A7740_CLK_SUBCK2 |
569 | >; | |
570 | clock-output-names = | |
571 | "subck", "subck2"; | |
572 | }; | |
573 | mstp1_clks: mstp1_clks@e6150134 { | |
574 | compatible = "renesas,r8a7740-mstp-clocks", "renesas,cpg-mstp-clocks"; | |
575 | reg = <0xe6150134 4>, <0xe6150038 4>; | |
576 | clocks = <&cpg_clocks R8A7740_CLK_S>, | |
577 | <&cpg_clocks R8A7740_CLK_S>, <&sub_clk>, | |
578 | <&cpg_clocks R8A7740_CLK_B>, | |
b89ff7c3 | 579 | <&cpg_clocks R8A7740_CLK_HPP>, <&sub_clk>, |
d9ffd583 UH |
580 | <&cpg_clocks R8A7740_CLK_B>; |
581 | #clock-cells = <1>; | |
9f04e567 | 582 | clock-indices = < |
d9ffd583 UH |
583 | R8A7740_CLK_CEU21 R8A7740_CLK_CEU20 R8A7740_CLK_TMU0 |
584 | R8A7740_CLK_LCDC1 R8A7740_CLK_IIC0 R8A7740_CLK_TMU1 | |
585 | R8A7740_CLK_LCDC0 | |
586 | >; | |
587 | clock-output-names = | |
588 | "ceu21", "ceu20", "tmu0", "lcdc1", "iic0", | |
589 | "tmu1", "lcdc0"; | |
590 | }; | |
591 | mstp2_clks: mstp2_clks@e6150138 { | |
592 | compatible = "renesas,r8a7740-mstp-clocks", "renesas,cpg-mstp-clocks"; | |
593 | reg = <0xe6150138 4>, <0xe6150040 4>; | |
3ab84ee9 GU |
594 | clocks = <&sub_clk>, <&cpg_clocks R8A7740_CLK_HP>, |
595 | <&sub_clk>, <&cpg_clocks R8A7740_CLK_HP>, | |
d9ffd583 UH |
596 | <&cpg_clocks R8A7740_CLK_HP>, |
597 | <&cpg_clocks R8A7740_CLK_HP>, | |
598 | <&cpg_clocks R8A7740_CLK_HP>, | |
599 | <&sub_clk>, <&sub_clk>, <&sub_clk>, | |
600 | <&sub_clk>, <&sub_clk>, <&sub_clk>, | |
601 | <&sub_clk>; | |
602 | #clock-cells = <1>; | |
9f04e567 | 603 | clock-indices = < |
3ab84ee9 GU |
604 | R8A7740_CLK_SCIFA6 R8A7740_CLK_INTCA |
605 | R8A7740_CLK_SCIFA7 | |
d9ffd583 UH |
606 | R8A7740_CLK_DMAC1 R8A7740_CLK_DMAC2 |
607 | R8A7740_CLK_DMAC3 R8A7740_CLK_USBDMAC | |
608 | R8A7740_CLK_SCIFA5 R8A7740_CLK_SCIFB | |
609 | R8A7740_CLK_SCIFA0 R8A7740_CLK_SCIFA1 | |
610 | R8A7740_CLK_SCIFA2 R8A7740_CLK_SCIFA3 | |
611 | R8A7740_CLK_SCIFA4 | |
612 | >; | |
613 | clock-output-names = | |
3ab84ee9 GU |
614 | "scifa6", "intca", |
615 | "scifa7", "dmac1", "dmac2", "dmac3", | |
d9ffd583 UH |
616 | "usbdmac", "scifa5", "scifb", "scifa0", "scifa1", |
617 | "scifa2", "scifa3", "scifa4"; | |
618 | }; | |
619 | mstp3_clks: mstp3_clks@e615013c { | |
620 | compatible = "renesas,r8a7740-mstp-clocks", "renesas,cpg-mstp-clocks"; | |
621 | reg = <0xe615013c 4>, <0xe6150048 4>; | |
622 | clocks = <&cpg_clocks R8A7740_CLK_R>, | |
623 | <&cpg_clocks R8A7740_CLK_HP>, | |
624 | <&sub_clk>, | |
625 | <&cpg_clocks R8A7740_CLK_HP>, | |
626 | <&cpg_clocks R8A7740_CLK_HP>, | |
627 | <&cpg_clocks R8A7740_CLK_HP>, | |
628 | <&cpg_clocks R8A7740_CLK_HP>, | |
629 | <&cpg_clocks R8A7740_CLK_HP>, | |
630 | <&cpg_clocks R8A7740_CLK_HP>; | |
631 | #clock-cells = <1>; | |
9f04e567 | 632 | clock-indices = < |
d9ffd583 UH |
633 | R8A7740_CLK_CMT1 R8A7740_CLK_FSI R8A7740_CLK_IIC1 |
634 | R8A7740_CLK_USBF R8A7740_CLK_SDHI0 R8A7740_CLK_SDHI1 | |
635 | R8A7740_CLK_MMC R8A7740_CLK_GETHER R8A7740_CLK_TPU0 | |
636 | >; | |
637 | clock-output-names = | |
638 | "cmt1", "fsi", "iic1", "usbf", "sdhi0", "sdhi1", | |
639 | "mmc", "gether", "tpu0"; | |
640 | }; | |
641 | mstp4_clks: mstp4_clks@e6150140 { | |
642 | compatible = "renesas,r8a7740-mstp-clocks", "renesas,cpg-mstp-clocks"; | |
643 | reg = <0xe6150140 4>, <0xe615004c 4>; | |
644 | clocks = <&cpg_clocks R8A7740_CLK_HP>, | |
645 | <&cpg_clocks R8A7740_CLK_HP>, | |
646 | <&cpg_clocks R8A7740_CLK_HP>, | |
647 | <&cpg_clocks R8A7740_CLK_HP>; | |
648 | #clock-cells = <1>; | |
9f04e567 | 649 | clock-indices = < |
d9ffd583 UH |
650 | R8A7740_CLK_USBH R8A7740_CLK_SDHI2 |
651 | R8A7740_CLK_USBFUNC R8A7740_CLK_USBPHY | |
652 | >; | |
653 | clock-output-names = | |
654 | "usbhost", "sdhi2", "usbfunc", "usphy"; | |
655 | }; | |
656 | }; | |
aba07789 GU |
657 | |
658 | sysc: system-controller@e6180000 { | |
659 | compatible = "renesas,sysc-r8a7740", "renesas,sysc-rmobile"; | |
660 | reg = <0xe6180000 0x8000>, <0xe6188000 0x8000>; | |
661 | ||
662 | pm-domains { | |
663 | pd_c5: c5 { | |
664 | #address-cells = <1>; | |
665 | #size-cells = <0>; | |
666 | #power-domain-cells = <0>; | |
667 | ||
668 | pd_a4lc: a4lc@1 { | |
669 | reg = <1>; | |
670 | #power-domain-cells = <0>; | |
671 | }; | |
672 | ||
673 | pd_a4mp: a4mp@2 { | |
674 | reg = <2>; | |
675 | #power-domain-cells = <0>; | |
676 | }; | |
677 | ||
678 | pd_d4: d4@3 { | |
679 | reg = <3>; | |
680 | #power-domain-cells = <0>; | |
681 | }; | |
682 | ||
683 | pd_a4r: a4r@5 { | |
684 | reg = <5>; | |
685 | #address-cells = <1>; | |
686 | #size-cells = <0>; | |
687 | #power-domain-cells = <0>; | |
688 | ||
689 | pd_a3rv: a3rv@6 { | |
690 | reg = <6>; | |
691 | #power-domain-cells = <0>; | |
692 | }; | |
693 | }; | |
694 | ||
695 | pd_a4s: a4s@10 { | |
696 | reg = <10>; | |
697 | #address-cells = <1>; | |
698 | #size-cells = <0>; | |
699 | #power-domain-cells = <0>; | |
700 | ||
701 | pd_a3sp: a3sp@11 { | |
702 | reg = <11>; | |
703 | #power-domain-cells = <0>; | |
704 | }; | |
705 | ||
706 | pd_a3sm: a3sm@12 { | |
707 | reg = <12>; | |
708 | #power-domain-cells = <0>; | |
709 | }; | |
710 | ||
711 | pd_a3sg: a3sg@13 { | |
712 | reg = <13>; | |
713 | #power-domain-cells = <0>; | |
714 | }; | |
715 | }; | |
716 | ||
717 | pd_a4su: a4su@20 { | |
718 | reg = <20>; | |
719 | #power-domain-cells = <0>; | |
720 | }; | |
721 | }; | |
722 | }; | |
723 | }; | |
755d57b2 | 724 | }; |