]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/arm/boot/dts/rk3288-veyron-speedy.dts
Merge tag 'pci-v4.6-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci
[mirror_ubuntu-artful-kernel.git] / arch / arm / boot / dts / rk3288-veyron-speedy.dts
CommitLineData
13517157
RP
1/*
2 * Google Veyron Speedy Rev 1+ board device tree source
3 *
4 * Copyright 2015 Google, Inc
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This file is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This file is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * Or, alternatively,
22 *
23 * b) Permission is hereby granted, free of charge, to any person
24 * obtaining a copy of this software and associated documentation
25 * files (the "Software"), to deal in the Software without
26 * restriction, including without limitation the rights to use,
27 * copy, modify, merge, publish, distribute, sublicense, and/or
28 * sell copies of the Software, and to permit persons to whom the
29 * Software is furnished to do so, subject to the following
30 * conditions:
31 *
32 * The above copyright notice and this permission notice shall be
33 * included in all copies or substantial portions of the Software.
34 *
35 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
36 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
37 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
38 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
39 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
40 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
41 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
42 * OTHER DEALINGS IN THE SOFTWARE.
43 */
44
45/dts-v1/;
46#include "rk3288-veyron-chromebook.dtsi"
47#include "cros-ec-sbs.dtsi"
48
49/ {
50 model = "Google Speedy";
51 compatible = "google,veyron-speedy-rev9", "google,veyron-speedy-rev8",
52 "google,veyron-speedy-rev7", "google,veyron-speedy-rev6",
53 "google,veyron-speedy-rev5", "google,veyron-speedy-rev4",
54 "google,veyron-speedy-rev3", "google,veyron-speedy-rev2",
55 "google,veyron-speedy", "google,veyron", "rockchip,rk3288";
56
57 panel_regulator: panel-regulator {
58 compatible = "regulator-fixed";
59 enable-active-high;
60 gpio = <&gpio7 14 GPIO_ACTIVE_HIGH>;
61 pinctrl-names = "default";
62 pinctrl-0 = <&lcd_enable_h>;
63 regulator-name = "panel_regulator";
64 vin-supply = <&vcc33_sys>;
65 };
66
67 vcc18_lcd: vcc18-lcd {
68 compatible = "regulator-fixed";
69 enable-active-high;
70 gpio = <&gpio2 13 GPIO_ACTIVE_HIGH>;
71 pinctrl-names = "default";
72 pinctrl-0 = <&avdd_1v8_disp_en>;
73 regulator-name = "vcc18_lcd";
74 regulator-always-on;
75 regulator-boot-on;
76 vin-supply = <&vcc18_wl>;
77 };
78
79 backlight_regulator: backlight-regulator {
80 compatible = "regulator-fixed";
81 enable-active-high;
82 gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
83 pinctrl-names = "default";
84 pinctrl-0 = <&bl_pwr_en>;
85 regulator-name = "backlight_regulator";
86 vin-supply = <&vcc33_sys>;
87 startup-delay-us = <15000>;
88 };
89};
90
97cb9ce9
HS
91&cpu_alert0 {
92 temperature = <65000>;
93};
94
95&cpu_alert1 {
96 temperature = <70000>;
97};
98
13517157
RP
99&rk808 {
100 pinctrl-names = "default";
101 pinctrl-0 = <&pmic_int_l>;
102};
103
104&sdmmc {
105 disable-wp;
106 pinctrl-names = "default";
107 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_gpio
108 &sdmmc_bus4>;
109};
110
111&vcc_5v {
112 enable-active-high;
113 gpio = <&gpio7 21 GPIO_ACTIVE_HIGH>;
114 pinctrl-names = "default";
115 pinctrl-0 = <&drv_5v>;
116};
117
118&vcc50_hdmi {
119 enable-active-high;
120 gpio = <&gpio5 19 GPIO_ACTIVE_HIGH>;
121 pinctrl-names = "default";
122 pinctrl-0 = <&vcc50_hdmi_en>;
123};
124
125&pinctrl {
126 backlight {
127 bl_pwr_en: bl_pwr_en {
128 rockchip,pins = <2 12 RK_FUNC_GPIO &pcfg_pull_none>;
129 };
130 };
131
132 buck-5v {
133 drv_5v: drv-5v {
134 rockchip,pins = <7 21 RK_FUNC_GPIO &pcfg_pull_none>;
135 };
136 };
137
138 hdmi {
139 vcc50_hdmi_en: vcc50-hdmi-en {
140 rockchip,pins = <5 19 RK_FUNC_GPIO &pcfg_pull_none>;
141 };
142 };
143
144 lcd {
145 lcd_enable_h: lcd-en {
146 rockchip,pins = <7 14 RK_FUNC_GPIO &pcfg_pull_none>;
147 };
148
149 avdd_1v8_disp_en: avdd-1v8-disp-en {
150 rockchip,pins = <2 13 RK_FUNC_GPIO &pcfg_pull_none>;
151 };
152 };
153
154 pmic {
155 dvs_1: dvs-1 {
156 rockchip,pins = <7 12 RK_FUNC_GPIO &pcfg_pull_down>;
157 };
158
159 dvs_2: dvs-2 {
160 rockchip,pins = <7 15 RK_FUNC_GPIO &pcfg_pull_down>;
161 };
162 };
163};