]>
Commit | Line | Data |
---|---|---|
fcaf2036 | 1 | // SPDX-License-Identifier: GPL-2.0-or-later |
c5fa4fdc VK |
2 | /* |
3 | * DTS file for SPEAr320 SoC | |
4 | * | |
da89947b | 5 | * Copyright 2012 Viresh Kumar <vireshk@kernel.org> |
c5fa4fdc VK |
6 | */ |
7 | ||
8 | /include/ "spear3xx.dtsi" | |
9 | ||
10 | / { | |
11 | ahb { | |
12 | #address-cells = <1>; | |
13 | #size-cells = <1>; | |
14 | compatible = "simple-bus"; | |
e0373607 | 15 | ranges = <0x40000000 0x40000000 0x80000000 |
c5fa4fdc VK |
16 | 0xd0000000 0xd0000000 0x30000000>; |
17 | ||
4ddb1c29 | 18 | pinmux: pinmux@b3000000 { |
e0373607 VK |
19 | compatible = "st,spear320-pinmux"; |
20 | reg = <0xb3000000 0x1000>; | |
86853c83 | 21 | #gpio-range-cells = <3>; |
e0373607 VK |
22 | }; |
23 | ||
c5fa4fdc | 24 | clcd@90000000 { |
f631b984 | 25 | compatible = "arm,pl110", "arm,primecell"; |
c5fa4fdc | 26 | reg = <0x90000000 0x1000>; |
86edd7b8 SH |
27 | interrupts = <8>; |
28 | interrupt-parent = <&shirq>; | |
c5fa4fdc VK |
29 | status = "disabled"; |
30 | }; | |
31 | ||
32 | fsmc: flash@4c000000 { | |
33 | compatible = "st,spear600-fsmc-nand"; | |
34 | #address-cells = <1>; | |
35 | #size-cells = <1>; | |
36 | reg = <0x4c000000 0x1000 /* FSMC Register */ | |
6d7b42a4 JCPV |
37 | 0x50000000 0x0010 /* NAND Base DATA */ |
38 | 0x50020000 0x0010 /* NAND Base ADDR */ | |
39 | 0x50010000 0x0010>; /* NAND Base CMD */ | |
40 | reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd"; | |
c5fa4fdc VK |
41 | status = "disabled"; |
42 | }; | |
43 | ||
44 | sdhci@70000000 { | |
45 | compatible = "st,sdhci-spear"; | |
46 | reg = <0x70000000 0x100>; | |
86edd7b8 SH |
47 | interrupts = <10>; |
48 | interrupt-parent = <&shirq>; | |
c5fa4fdc VK |
49 | status = "disabled"; |
50 | }; | |
51 | ||
86edd7b8 SH |
52 | shirq: interrupt-controller@0xb3000000 { |
53 | compatible = "st,spear320-shirq"; | |
54 | reg = <0xb3000000 0x1000>; | |
55 | interrupts = <30 28 29 1>; | |
56 | #interrupt-cells = <1>; | |
57 | interrupt-controller; | |
58 | }; | |
59 | ||
c5fa4fdc VK |
60 | spi1: spi@a5000000 { |
61 | compatible = "arm,pl022", "arm,primecell"; | |
62 | reg = <0xa5000000 0x1000>; | |
86edd7b8 SH |
63 | interrupts = <15>; |
64 | interrupt-parent = <&shirq>; | |
8113ba91 SH |
65 | #address-cells = <1>; |
66 | #size-cells = <0>; | |
c5fa4fdc VK |
67 | status = "disabled"; |
68 | }; | |
69 | ||
70 | spi2: spi@a6000000 { | |
71 | compatible = "arm,pl022", "arm,primecell"; | |
72 | reg = <0xa6000000 0x1000>; | |
86edd7b8 SH |
73 | interrupts = <16>; |
74 | interrupt-parent = <&shirq>; | |
8113ba91 SH |
75 | #address-cells = <1>; |
76 | #size-cells = <0>; | |
c5fa4fdc VK |
77 | status = "disabled"; |
78 | }; | |
79 | ||
8113ba91 SH |
80 | pwm: pwm@a8000000 { |
81 | compatible ="st,spear-pwm"; | |
82 | reg = <0xa8000000 0x1000>; | |
83 | #pwm-cells = <2>; | |
84 | status = "disabled"; | |
85 | }; | |
86 | ||
c5fa4fdc VK |
87 | apb { |
88 | #address-cells = <1>; | |
89 | #size-cells = <1>; | |
90 | compatible = "simple-bus"; | |
f631b984 | 91 | ranges = <0xa0000000 0xa0000000 0x20000000 |
c5fa4fdc VK |
92 | 0xd0000000 0xd0000000 0x30000000>; |
93 | ||
94 | i2c1: i2c@a7000000 { | |
95 | #address-cells = <1>; | |
96 | #size-cells = <0>; | |
97 | compatible = "snps,designware-i2c"; | |
98 | reg = <0xa7000000 0x1000>; | |
86edd7b8 SH |
99 | interrupts = <21>; |
100 | interrupt-parent = <&shirq>; | |
c5fa4fdc VK |
101 | status = "disabled"; |
102 | }; | |
103 | ||
104 | serial@a3000000 { | |
105 | compatible = "arm,pl011", "arm,primecell"; | |
106 | reg = <0xa3000000 0x1000>; | |
86edd7b8 SH |
107 | interrupts = <13>; |
108 | interrupt-parent = <&shirq>; | |
c5fa4fdc VK |
109 | status = "disabled"; |
110 | }; | |
111 | ||
112 | serial@a4000000 { | |
113 | compatible = "arm,pl011", "arm,primecell"; | |
114 | reg = <0xa4000000 0x1000>; | |
86edd7b8 SH |
115 | interrupts = <14>; |
116 | interrupt-parent = <&shirq>; | |
c5fa4fdc VK |
117 | status = "disabled"; |
118 | }; | |
4ddb1c29 VK |
119 | |
120 | gpiopinctrl: gpio@b3000000 { | |
121 | compatible = "st,spear-plgpio"; | |
122 | reg = <0xb3000000 0x1000>; | |
123 | #interrupt-cells = <1>; | |
124 | interrupt-controller; | |
125 | gpio-controller; | |
126 | #gpio-cells = <2>; | |
86853c83 | 127 | gpio-ranges = <&pinmux 0 0 102>; |
4ddb1c29 VK |
128 | status = "disabled"; |
129 | ||
130 | st-plgpio,ngpio = <102>; | |
131 | st-plgpio,enb-reg = <0x24>; | |
132 | st-plgpio,wdata-reg = <0x34>; | |
133 | st-plgpio,dir-reg = <0x44>; | |
134 | st-plgpio,ie-reg = <0x64>; | |
135 | st-plgpio,rdata-reg = <0x54>; | |
136 | st-plgpio,mis-reg = <0x84>; | |
137 | st-plgpio,eit-reg = <0x94>; | |
138 | }; | |
c5fa4fdc VK |
139 | }; |
140 | }; | |
141 | }; |