]>
Commit | Line | Data |
---|---|---|
d3ae078e MR |
1 | /* |
2 | * Copyright 2013 Maxime Ripard | |
3 | * | |
4 | * Maxime Ripard <maxime.ripard@free-electrons.com> | |
5 | * | |
1d86b4b5 MR |
6 | * This file is dual-licensed: you can use it either under the terms |
7 | * of the GPL or the X11 license, at your option. Note that this dual | |
8 | * licensing only applies to this file, and not this project as a | |
9 | * whole. | |
d3ae078e | 10 | * |
1d86b4b5 MR |
11 | * a) This library is free software; you can redistribute it and/or |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation; either version 2 of the | |
14 | * License, or (at your option) any later version. | |
15 | * | |
16 | * This library is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
1d86b4b5 MR |
21 | * Or, alternatively, |
22 | * | |
23 | * b) Permission is hereby granted, free of charge, to any person | |
24 | * obtaining a copy of this software and associated documentation | |
25 | * files (the "Software"), to deal in the Software without | |
26 | * restriction, including without limitation the rights to use, | |
27 | * copy, modify, merge, publish, distribute, sublicense, and/or | |
28 | * sell copies of the Software, and to permit persons to whom the | |
29 | * Software is furnished to do so, subject to the following | |
30 | * conditions: | |
31 | * | |
32 | * The above copyright notice and this permission notice shall be | |
33 | * included in all copies or substantial portions of the Software. | |
34 | * | |
35 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
36 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES | |
37 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
38 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
39 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, | |
40 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
41 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
42 | * OTHER DEALINGS IN THE SOFTWARE. | |
d3ae078e MR |
43 | */ |
44 | ||
71455701 | 45 | #include "skeleton.dtsi" |
d3ae078e | 46 | |
903b2d75 MR |
47 | #include "sun5i.dtsi" |
48 | ||
1f9f6a78 | 49 | #include <dt-bindings/dma/sun4i-a10.h> |
d3ae078e MR |
50 | |
51 | / { | |
52 | interrupt-parent = <&intc>; | |
53 | ||
e751cce9 EL |
54 | aliases { |
55 | ethernet0 = &emac; | |
56 | }; | |
57 | ||
d501841f HG |
58 | chosen { |
59 | #address-cells = <1>; | |
60 | #size-cells = <1>; | |
61 | ranges; | |
62 | ||
b8fa6ca6 | 63 | framebuffer@2 { |
d8cacaa3 MR |
64 | compatible = "allwinner,simple-framebuffer", |
65 | "simple-framebuffer"; | |
a9f8cda3 | 66 | allwinner,pipeline = "de_be0-lcd0-hdmi"; |
98a59a0f MR |
67 | clocks = <&ccu CLK_AHB_LCD>, <&ccu CLK_AHB_HDMI>, |
68 | <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DRAM_DE_BE>, | |
69 | <&ccu CLK_DE_BE>, <&ccu CLK_HDMI>; | |
d501841f HG |
70 | status = "disabled"; |
71 | }; | |
72 | }; | |
73 | ||
0d2c6f02 MR |
74 | display-engine { |
75 | compatible = "allwinner,sun5i-a10s-display-engine"; | |
76 | allwinner,pipelines = <&fe0>; | |
77 | }; | |
78 | ||
8dccafaa RH |
79 | soc@1c00000 { |
80 | hdmi: hdmi@1c16000 { | |
0d2c6f02 MR |
81 | compatible = "allwinner,sun5i-a10s-hdmi"; |
82 | reg = <0x01c16000 0x1000>; | |
83 | interrupts = <58>; | |
84 | clocks = <&ccu CLK_AHB_HDMI>, <&ccu CLK_HDMI>, | |
e17e237c CYT |
85 | <&ccu CLK_PLL_VIDEO0_2X>, |
86 | <&ccu CLK_PLL_VIDEO1_2X>; | |
0d2c6f02 MR |
87 | clock-names = "ahb", "mod", "pll-0", "pll-1"; |
88 | dmas = <&dma SUN4I_DMA_NORMAL 16>, | |
89 | <&dma SUN4I_DMA_NORMAL 16>, | |
90 | <&dma SUN4I_DMA_DEDICATED 24>; | |
91 | dma-names = "ddc-tx", "ddc-rx", "audio-tx"; | |
92 | status = "disabled"; | |
93 | ||
94 | ports { | |
95 | #address-cells = <1>; | |
96 | #size-cells = <0>; | |
97 | ||
98 | hdmi_in: port@0 { | |
99 | reg = <0>; | |
100 | ||
101 | hdmi_in_tcon0: endpoint { | |
102 | remote-endpoint = <&tcon0_out_hdmi>; | |
103 | }; | |
104 | }; | |
105 | ||
106 | hdmi_out: port@1 { | |
107 | #address-cells = <1>; | |
108 | #size-cells = <0>; | |
109 | reg = <1>; | |
110 | }; | |
111 | }; | |
112 | }; | |
113 | ||
8dccafaa | 114 | pwm: pwm@1c20e00 { |
51763bd7 HG |
115 | compatible = "allwinner,sun5i-a10s-pwm"; |
116 | reg = <0x01c20e00 0xc>; | |
98a59a0f | 117 | clocks = <&ccu CLK_HOSC>; |
51763bd7 HG |
118 | #pwm-cells = <3>; |
119 | status = "disabled"; | |
120 | }; | |
903b2d75 MR |
121 | }; |
122 | }; | |
d3ae078e | 123 | |
98a59a0f MR |
124 | &ccu { |
125 | compatible = "allwinner,sun5i-a10s-ccu"; | |
126 | }; | |
127 | ||
903b2d75 MR |
128 | &pio { |
129 | compatible = "allwinner,sun5i-a10s-pinctrl"; | |
ca3d4ed5 | 130 | |
903b2d75 | 131 | uart0_pins_a: uart0@0 { |
1edcd36f MR |
132 | pins = "PB19", "PB20"; |
133 | function = "uart0"; | |
903b2d75 | 134 | }; |
f2b50028 | 135 | |
bab86b94 | 136 | uart2_pins_b: uart2@1 { |
1edcd36f MR |
137 | pins = "PC18", "PC19"; |
138 | function = "uart2"; | |
903b2d75 MR |
139 | }; |
140 | ||
60d9c3a8 | 141 | emac_pins_b: emac0@1 { |
1edcd36f | 142 | pins = "PA0", "PA1", "PA2", |
903b2d75 MR |
143 | "PA3", "PA4", "PA5", "PA6", |
144 | "PA7", "PA8", "PA9", "PA10", | |
145 | "PA11", "PA12", "PA13", "PA14", | |
146 | "PA15", "PA16"; | |
1edcd36f | 147 | function = "emac"; |
903b2d75 MR |
148 | }; |
149 | ||
150 | mmc1_pins_a: mmc1@0 { | |
1edcd36f | 151 | pins = "PG3", "PG4", "PG5", |
d8cacaa3 | 152 | "PG6", "PG7", "PG8"; |
1edcd36f MR |
153 | function = "mmc1"; |
154 | drive-strength = <30>; | |
d3ae078e | 155 | }; |
5c7b7455 | 156 | |
91568862 | 157 | spi2_pins_b: spi2@1 { |
1edcd36f MR |
158 | pins = "PB12", "PB13", "PB14"; |
159 | function = "spi2"; | |
5c7b7455 MS |
160 | }; |
161 | ||
91568862 | 162 | spi2_cs0_pins_b: spi2_cs0@1 { |
1edcd36f MR |
163 | pins = "PB11"; |
164 | function = "spi2"; | |
5c7b7455 | 165 | }; |
d3ae078e | 166 | }; |
00f69ba9 MR |
167 | |
168 | &sram_a { | |
00f69ba9 | 169 | }; |
0d2c6f02 MR |
170 | |
171 | &tcon0_out { | |
172 | tcon0_out_hdmi: endpoint@2 { | |
173 | reg = <2>; | |
174 | remote-endpoint = <&hdmi_in_tcon0>; | |
175 | allwinner,tcon-channel = <1>; | |
176 | }; | |
177 | }; |