]>
Commit | Line | Data |
---|---|---|
8aed3b31 MR |
1 | /* |
2 | * Copyright 2013 Maxime Ripard | |
3 | * | |
4 | * Maxime Ripard <maxime.ripard@free-electrons.com> | |
5 | * | |
6 | * The code contained herein is licensed under the GNU General Public | |
7 | * License. You may obtain a copy of the GNU General Public License | |
8 | * Version 2 or later at the following locations: | |
9 | * | |
10 | * http://www.opensource.org/licenses/gpl-license.html | |
11 | * http://www.gnu.org/copyleft/gpl.html | |
12 | */ | |
13 | ||
14 | /include/ "skeleton.dtsi" | |
15 | ||
16 | / { | |
17 | interrupt-parent = <&gic>; | |
18 | ||
19 | cpus { | |
20 | #address-cells = <1>; | |
21 | #size-cells = <0>; | |
22 | ||
23 | cpu@0 { | |
24 | compatible = "arm,cortex-a7"; | |
25 | device_type = "cpu"; | |
26 | reg = <0>; | |
27 | }; | |
28 | ||
29 | cpu@1 { | |
30 | compatible = "arm,cortex-a7"; | |
31 | device_type = "cpu"; | |
32 | reg = <1>; | |
33 | }; | |
34 | ||
35 | cpu@2 { | |
36 | compatible = "arm,cortex-a7"; | |
37 | device_type = "cpu"; | |
38 | reg = <2>; | |
39 | }; | |
40 | ||
41 | cpu@3 { | |
42 | compatible = "arm,cortex-a7"; | |
43 | device_type = "cpu"; | |
44 | reg = <3>; | |
45 | }; | |
46 | }; | |
47 | ||
48 | memory { | |
49 | reg = <0x40000000 0x80000000>; | |
50 | }; | |
51 | ||
52 | clocks { | |
53 | #address-cells = <1>; | |
98096560 MR |
54 | #size-cells = <1>; |
55 | ranges; | |
8aed3b31 | 56 | |
98096560 | 57 | osc24M: osc24M { |
8aed3b31 MR |
58 | #clock-cells = <0>; |
59 | compatible = "fixed-clock"; | |
60 | clock-frequency = <24000000>; | |
61 | }; | |
98096560 MR |
62 | |
63 | osc32k: osc32k { | |
64 | #clock-cells = <0>; | |
65 | compatible = "fixed-clock"; | |
66 | clock-frequency = <32768>; | |
67 | }; | |
68 | ||
69 | pll1: pll1@01c20000 { | |
70 | #clock-cells = <0>; | |
71 | compatible = "allwinner,sun6i-a31-pll1-clk"; | |
72 | reg = <0x01c20000 0x4>; | |
73 | clocks = <&osc24M>; | |
74 | }; | |
75 | ||
76 | /* | |
77 | * This is a dummy clock, to be used as placeholder on | |
78 | * other mux clocks when a specific parent clock is not | |
79 | * yet implemented. It should be dropped when the driver | |
80 | * is complete. | |
81 | */ | |
82 | pll6: pll6 { | |
83 | #clock-cells = <0>; | |
84 | compatible = "fixed-clock"; | |
85 | clock-frequency = <0>; | |
86 | }; | |
87 | ||
88 | cpu: cpu@01c20050 { | |
89 | #clock-cells = <0>; | |
90 | compatible = "allwinner,sun4i-cpu-clk"; | |
91 | reg = <0x01c20050 0x4>; | |
92 | ||
93 | /* | |
94 | * PLL1 is listed twice here. | |
95 | * While it looks suspicious, it's actually documented | |
96 | * that way both in the datasheet and in the code from | |
97 | * Allwinner. | |
98 | */ | |
99 | clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll1>; | |
100 | }; | |
101 | ||
102 | axi: axi@01c20050 { | |
103 | #clock-cells = <0>; | |
104 | compatible = "allwinner,sun4i-axi-clk"; | |
105 | reg = <0x01c20050 0x4>; | |
106 | clocks = <&cpu>; | |
107 | }; | |
108 | ||
109 | ahb1_mux: ahb1_mux@01c20054 { | |
110 | #clock-cells = <0>; | |
111 | compatible = "allwinner,sun6i-a31-ahb1-mux-clk"; | |
112 | reg = <0x01c20054 0x4>; | |
113 | clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6>; | |
114 | }; | |
115 | ||
116 | ahb1: ahb1@01c20054 { | |
117 | #clock-cells = <0>; | |
118 | compatible = "allwinner,sun4i-ahb-clk"; | |
119 | reg = <0x01c20054 0x4>; | |
120 | clocks = <&ahb1_mux>; | |
121 | }; | |
122 | ||
123 | ahb1_gates: ahb1_gates@01c20060 { | |
124 | #clock-cells = <1>; | |
125 | compatible = "allwinner,sun6i-a31-ahb1-gates-clk"; | |
126 | reg = <0x01c20060 0x8>; | |
127 | clocks = <&ahb1>; | |
128 | clock-output-names = "ahb1_mipidsi", "ahb1_ss", | |
129 | "ahb1_dma", "ahb1_mmc0", "ahb1_mmc1", | |
130 | "ahb1_mmc2", "ahb1_mmc3", "ahb1_nand1", | |
131 | "ahb1_nand0", "ahb1_sdram", | |
132 | "ahb1_gmac", "ahb1_ts", "ahb1_hstimer", | |
133 | "ahb1_spi0", "ahb1_spi1", "ahb1_spi2", | |
134 | "ahb1_spi3", "ahb1_otg", "ahb1_ehci0", | |
135 | "ahb1_ehci1", "ahb1_ohci0", | |
136 | "ahb1_ohci1", "ahb1_ohci2", "ahb1_ve", | |
137 | "ahb1_lcd0", "ahb1_lcd1", "ahb1_csi", | |
138 | "ahb1_hdmi", "ahb1_de0", "ahb1_de1", | |
139 | "ahb1_fe0", "ahb1_fe1", "ahb1_mp", | |
140 | "ahb1_gpu", "ahb1_deu0", "ahb1_deu1", | |
141 | "ahb1_drc0", "ahb1_drc1"; | |
142 | }; | |
143 | ||
144 | apb1: apb1@01c20054 { | |
145 | #clock-cells = <0>; | |
146 | compatible = "allwinner,sun4i-apb0-clk"; | |
147 | reg = <0x01c20054 0x4>; | |
148 | clocks = <&ahb1>; | |
149 | }; | |
150 | ||
151 | apb1_gates: apb1_gates@01c20060 { | |
152 | #clock-cells = <1>; | |
153 | compatible = "allwinner,sun6i-a31-apb1-gates-clk"; | |
154 | reg = <0x01c20068 0x4>; | |
155 | clocks = <&apb1>; | |
156 | clock-output-names = "apb1_codec", "apb1_digital_mic", | |
157 | "apb1_pio", "apb1_daudio0", | |
158 | "apb1_daudio1"; | |
159 | }; | |
160 | ||
161 | apb2_mux: apb2_mux@01c20058 { | |
162 | #clock-cells = <0>; | |
163 | compatible = "allwinner,sun4i-apb1-mux-clk"; | |
164 | reg = <0x01c20058 0x4>; | |
165 | clocks = <&osc32k>, <&osc24M>, <&pll6>, <&pll6>; | |
166 | }; | |
167 | ||
168 | apb2: apb2@01c20058 { | |
169 | #clock-cells = <0>; | |
170 | compatible = "allwinner,sun6i-a31-apb2-div-clk"; | |
171 | reg = <0x01c20058 0x4>; | |
172 | clocks = <&apb2_mux>; | |
173 | }; | |
174 | ||
175 | apb2_gates: apb2_gates@01c2006c { | |
176 | #clock-cells = <1>; | |
177 | compatible = "allwinner,sun6i-a31-apb2-gates-clk"; | |
439d9f58 | 178 | reg = <0x01c2006c 0x4>; |
98096560 MR |
179 | clocks = <&apb2>; |
180 | clock-output-names = "apb2_i2c0", "apb2_i2c1", | |
181 | "apb2_i2c2", "apb2_i2c3", "apb2_uart0", | |
182 | "apb2_uart1", "apb2_uart2", "apb2_uart3", | |
183 | "apb2_uart4", "apb2_uart5"; | |
184 | }; | |
8aed3b31 MR |
185 | }; |
186 | ||
187 | soc@01c00000 { | |
188 | compatible = "simple-bus"; | |
189 | #address-cells = <1>; | |
190 | #size-cells = <1>; | |
191 | ranges; | |
192 | ||
140e1721 MR |
193 | pio: pinctrl@01c20800 { |
194 | compatible = "allwinner,sun6i-a31-pinctrl"; | |
195 | reg = <0x01c20800 0x400>; | |
6f97dc8d MR |
196 | interrupts = <0 11 4>, |
197 | <0 15 4>, | |
198 | <0 16 4>, | |
199 | <0 17 4>; | |
98096560 | 200 | clocks = <&apb1_gates 5>; |
140e1721 MR |
201 | gpio-controller; |
202 | interrupt-controller; | |
203 | #address-cells = <1>; | |
204 | #size-cells = <0>; | |
205 | #gpio-cells = <3>; | |
ab4238cd MR |
206 | |
207 | uart0_pins_a: uart0@0 { | |
208 | allwinner,pins = "PH20", "PH21"; | |
209 | allwinner,function = "uart0"; | |
210 | allwinner,drive = <0>; | |
211 | allwinner,pull = <0>; | |
212 | }; | |
140e1721 MR |
213 | }; |
214 | ||
24a661e9 MR |
215 | ahb1_rst: reset@01c202c0 { |
216 | #reset-cells = <1>; | |
217 | compatible = "allwinner,sun6i-a31-ahb1-reset"; | |
218 | reg = <0x01c202c0 0xc>; | |
219 | }; | |
220 | ||
221 | apb1_rst: reset@01c202d0 { | |
222 | #reset-cells = <1>; | |
223 | compatible = "allwinner,sun6i-a31-clock-reset"; | |
224 | reg = <0x01c202d0 0x4>; | |
225 | }; | |
226 | ||
227 | apb2_rst: reset@01c202d8 { | |
228 | #reset-cells = <1>; | |
229 | compatible = "allwinner,sun6i-a31-clock-reset"; | |
230 | reg = <0x01c202d8 0x4>; | |
231 | }; | |
232 | ||
8aed3b31 MR |
233 | timer@01c20c00 { |
234 | compatible = "allwinner,sun4i-timer"; | |
235 | reg = <0x01c20c00 0xa0>; | |
6f97dc8d MR |
236 | interrupts = <0 18 4>, |
237 | <0 19 4>, | |
238 | <0 20 4>, | |
239 | <0 21 4>, | |
240 | <0 22 4>; | |
98096560 | 241 | clocks = <&osc24M>; |
8aed3b31 MR |
242 | }; |
243 | ||
244 | wdt1: watchdog@01c20ca0 { | |
245 | compatible = "allwinner,sun6i-wdt"; | |
246 | reg = <0x01c20ca0 0x20>; | |
247 | }; | |
248 | ||
249 | uart0: serial@01c28000 { | |
250 | compatible = "snps,dw-apb-uart"; | |
251 | reg = <0x01c28000 0x400>; | |
6f97dc8d | 252 | interrupts = <0 0 4>; |
8aed3b31 MR |
253 | reg-shift = <2>; |
254 | reg-io-width = <4>; | |
98096560 | 255 | clocks = <&apb2_gates 16>; |
24a661e9 | 256 | resets = <&apb2_rst 16>; |
8aed3b31 MR |
257 | status = "disabled"; |
258 | }; | |
259 | ||
260 | uart1: serial@01c28400 { | |
261 | compatible = "snps,dw-apb-uart"; | |
262 | reg = <0x01c28400 0x400>; | |
6f97dc8d | 263 | interrupts = <0 1 4>; |
8aed3b31 MR |
264 | reg-shift = <2>; |
265 | reg-io-width = <4>; | |
98096560 | 266 | clocks = <&apb2_gates 17>; |
24a661e9 | 267 | resets = <&apb2_rst 17>; |
8aed3b31 MR |
268 | status = "disabled"; |
269 | }; | |
270 | ||
271 | uart2: serial@01c28800 { | |
272 | compatible = "snps,dw-apb-uart"; | |
273 | reg = <0x01c28800 0x400>; | |
6f97dc8d | 274 | interrupts = <0 2 4>; |
8aed3b31 MR |
275 | reg-shift = <2>; |
276 | reg-io-width = <4>; | |
98096560 | 277 | clocks = <&apb2_gates 18>; |
24a661e9 | 278 | resets = <&apb2_rst 18>; |
8aed3b31 MR |
279 | status = "disabled"; |
280 | }; | |
281 | ||
282 | uart3: serial@01c28c00 { | |
283 | compatible = "snps,dw-apb-uart"; | |
284 | reg = <0x01c28c00 0x400>; | |
6f97dc8d | 285 | interrupts = <0 3 4>; |
8aed3b31 MR |
286 | reg-shift = <2>; |
287 | reg-io-width = <4>; | |
98096560 | 288 | clocks = <&apb2_gates 19>; |
24a661e9 | 289 | resets = <&apb2_rst 19>; |
8aed3b31 MR |
290 | status = "disabled"; |
291 | }; | |
292 | ||
293 | uart4: serial@01c29000 { | |
294 | compatible = "snps,dw-apb-uart"; | |
295 | reg = <0x01c29000 0x400>; | |
6f97dc8d | 296 | interrupts = <0 4 4>; |
8aed3b31 MR |
297 | reg-shift = <2>; |
298 | reg-io-width = <4>; | |
98096560 | 299 | clocks = <&apb2_gates 20>; |
24a661e9 | 300 | resets = <&apb2_rst 20>; |
8aed3b31 MR |
301 | status = "disabled"; |
302 | }; | |
303 | ||
304 | uart5: serial@01c29400 { | |
305 | compatible = "snps,dw-apb-uart"; | |
306 | reg = <0x01c29400 0x400>; | |
6f97dc8d | 307 | interrupts = <0 5 4>; |
8aed3b31 MR |
308 | reg-shift = <2>; |
309 | reg-io-width = <4>; | |
98096560 | 310 | clocks = <&apb2_gates 21>; |
24a661e9 | 311 | resets = <&apb2_rst 21>; |
8aed3b31 MR |
312 | status = "disabled"; |
313 | }; | |
314 | ||
315 | gic: interrupt-controller@01c81000 { | |
316 | compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic"; | |
317 | reg = <0x01c81000 0x1000>, | |
318 | <0x01c82000 0x1000>, | |
319 | <0x01c84000 0x2000>, | |
320 | <0x01c86000 0x2000>; | |
321 | interrupt-controller; | |
322 | #interrupt-cells = <3>; | |
323 | interrupts = <1 9 0xf04>; | |
324 | }; | |
81ee429f MR |
325 | |
326 | cpucfg@01f01c00 { | |
327 | compatible = "allwinner,sun6i-a31-cpuconfig"; | |
328 | reg = <0x01f01c00 0x300>; | |
329 | }; | |
330 | ||
331 | prcm@01f01c00 { | |
332 | compatible = "allwinner,sun6i-a31-prcm"; | |
333 | reg = <0x01f01400 0x200>; | |
334 | }; | |
8aed3b31 MR |
335 | }; |
336 | }; |