]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
4baa9922 | 2 | * arch/arm/include/asm/smp.h |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 2004-2005 ARM Ltd. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | #ifndef __ASM_ARM_SMP_H | |
11 | #define __ASM_ARM_SMP_H | |
12 | ||
1da177e4 LT |
13 | #include <linux/threads.h> |
14 | #include <linux/cpumask.h> | |
15 | #include <linux/thread_info.h> | |
16 | ||
1da177e4 | 17 | #ifndef CONFIG_SMP |
4baa9922 | 18 | # error "<asm/smp.h> included in non-SMP build" |
1da177e4 LT |
19 | #endif |
20 | ||
39c715b7 | 21 | #define raw_smp_processor_id() (current_thread_info()->cpu) |
1da177e4 | 22 | |
1da177e4 LT |
23 | struct seq_file; |
24 | ||
25 | /* | |
26 | * generate IPI list text | |
27 | */ | |
f13cd417 | 28 | extern void show_ipi_list(struct seq_file *, int); |
1da177e4 | 29 | |
3b6353fa RK |
30 | /* |
31 | * Called from assembly code, this handles an IPI. | |
32 | */ | |
ad3b6993 | 33 | asmlinkage void do_IPI(int ipinr, struct pt_regs *regs); |
3b6353fa | 34 | |
0b5a1b95 SG |
35 | /* |
36 | * Called from C code, this handles an IPI. | |
37 | */ | |
38 | void handle_IPI(int ipinr, struct pt_regs *regs); | |
39 | ||
7bbb7940 | 40 | /* |
e03cdade | 41 | * Setup the set of possible CPUs (via set_cpu_possible) |
7bbb7940 RK |
42 | */ |
43 | extern void smp_init_cpus(void); | |
44 | ||
1da177e4 LT |
45 | |
46 | /* | |
0f7b332f | 47 | * Provide a function to raise an IPI cross call on CPUs in callmap. |
1da177e4 | 48 | */ |
0f7b332f | 49 | extern void set_smp_cross_call(void (*)(const struct cpumask *, unsigned int)); |
dbebb4cb | 50 | |
3b6353fa RK |
51 | /* |
52 | * Called from platform specific assembly code, this is the | |
53 | * secondary CPU entry point. | |
54 | */ | |
55 | asmlinkage void secondary_start_kernel(void); | |
56 | ||
05c74a6c | 57 | |
e65f38ed RK |
58 | /* |
59 | * Initial data for bringing up a secondary CPU. | |
60 | */ | |
61 | struct secondary_data { | |
eb08375e JA |
62 | union { |
63 | unsigned long mpu_rgn_szr; | |
b2c3e38a | 64 | u64 pgdir; |
eb08375e | 65 | }; |
d427958a | 66 | unsigned long swapper_pg_dir; |
e65f38ed RK |
67 | void *stack; |
68 | }; | |
69 | extern struct secondary_data secondary_data; | |
28e8e29c | 70 | extern volatile int pen_release; |
1146b600 | 71 | extern void secondary_startup(void); |
29d2e563 | 72 | extern void secondary_startup_arm(void); |
e65f38ed | 73 | |
a054a811 | 74 | extern int __cpu_disable(void); |
a054a811 RK |
75 | |
76 | extern void __cpu_die(unsigned int cpu); | |
a054a811 | 77 | |
f6dd9fa5 | 78 | extern void arch_send_call_function_single_ipi(int cpu); |
82668104 | 79 | extern void arch_send_call_function_ipi_mask(const struct cpumask *mask); |
b62655f4 | 80 | extern void arch_send_wakeup_ipi_mask(const struct cpumask *mask); |
f6dd9fa5 | 81 | |
5135d875 NP |
82 | extern int register_ipi_completion(struct completion *completion, int cpu); |
83 | ||
abcee5fb MZ |
84 | struct smp_operations { |
85 | #ifdef CONFIG_SMP | |
86 | /* | |
87 | * Setup the set of possible CPUs (via set_cpu_possible) | |
88 | */ | |
89 | void (*smp_init_cpus)(void); | |
90 | /* | |
91 | * Initialize cpu_possible map, and enable coherency | |
92 | */ | |
93 | void (*smp_prepare_cpus)(unsigned int max_cpus); | |
94 | ||
95 | /* | |
96 | * Perform platform specific initialisation of the specified CPU. | |
97 | */ | |
98 | void (*smp_secondary_init)(unsigned int cpu); | |
99 | /* | |
100 | * Boot a secondary CPU, and assign it the specified idle task. | |
101 | * This also gives us the initial stack to use for this CPU. | |
102 | */ | |
103 | int (*smp_boot_secondary)(unsigned int cpu, struct task_struct *idle); | |
104 | #ifdef CONFIG_HOTPLUG_CPU | |
105 | int (*cpu_kill)(unsigned int cpu); | |
106 | void (*cpu_die)(unsigned int cpu); | |
787047ee | 107 | bool (*cpu_can_disable)(unsigned int cpu); |
abcee5fb MZ |
108 | int (*cpu_disable)(unsigned int cpu); |
109 | #endif | |
110 | #endif | |
111 | }; | |
112 | ||
6c3ff8b1 SB |
113 | struct of_cpu_method { |
114 | const char *method; | |
f460b6ab | 115 | const struct smp_operations *ops; |
6c3ff8b1 SB |
116 | }; |
117 | ||
118 | #define CPU_METHOD_OF_DECLARE(name, _method, _ops) \ | |
119 | static const struct of_cpu_method __cpu_method_of_table_##name \ | |
120 | __used __section(__cpu_method_of_table) \ | |
121 | = { .method = _method, .ops = _ops } | |
abcee5fb MZ |
122 | /* |
123 | * set platform specific SMP operations | |
124 | */ | |
4caa9dda | 125 | extern void smp_set_ops(const struct smp_operations *); |
abcee5fb | 126 | |
1da177e4 | 127 | #endif /* ifndef __ASM_ARM_SMP_H */ |