]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/kernel/entry-armv.S | |
3 | * | |
4 | * Copyright (C) 1996,1997,1998 Russell King. | |
5 | * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk) | |
afeb90ca | 6 | * nommu support by Hyok S. Choi (hyok.choi@samsung.com) |
1da177e4 LT |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Low-level vector interface routines | |
13 | * | |
70b6f2b4 NP |
14 | * Note: there is a StrongARM bug in the STMIA rn, {regs}^ instruction |
15 | * that causes it to save wrong values... Be aware! | |
1da177e4 | 16 | */ |
1da177e4 | 17 | |
6f6f6a70 | 18 | #include <asm/assembler.h> |
f09b9979 | 19 | #include <asm/memory.h> |
753790e7 RK |
20 | #include <asm/glue-df.h> |
21 | #include <asm/glue-pf.h> | |
1da177e4 | 22 | #include <asm/vfpmacros.h> |
243c8654 | 23 | #ifndef CONFIG_MULTI_IRQ_HANDLER |
a09e64fb | 24 | #include <mach/entry-macro.S> |
243c8654 | 25 | #endif |
d6551e88 | 26 | #include <asm/thread_notify.h> |
c4c5716e | 27 | #include <asm/unwind.h> |
cc20d429 | 28 | #include <asm/unistd.h> |
f159f4ed | 29 | #include <asm/tls.h> |
9f97da78 | 30 | #include <asm/system_info.h> |
1da177e4 LT |
31 | |
32 | #include "entry-header.S" | |
cd544ce7 | 33 | #include <asm/entry-macro-multi.S> |
1da177e4 | 34 | |
187a51ad | 35 | /* |
d9600c99 | 36 | * Interrupt handling. |
187a51ad RK |
37 | */ |
38 | .macro irq_handler | |
52108641 | 39 | #ifdef CONFIG_MULTI_IRQ_HANDLER |
d9600c99 | 40 | ldr r1, =handle_arch_irq |
52108641 | 41 | mov r0, sp |
52108641 | 42 | adr lr, BSYM(9997f) |
abeb24ae MZ |
43 | ldr pc, [r1] |
44 | #else | |
cd544ce7 | 45 | arch_irq_handler_default |
abeb24ae | 46 | #endif |
f00ec48f | 47 | 9997: |
187a51ad RK |
48 | .endm |
49 | ||
ac8b9c1c | 50 | .macro pabt_helper |
8dfe7ac9 | 51 | @ PABORT handler takes pt_regs in r2, fault address in r4 and psr in r5 |
ac8b9c1c | 52 | #ifdef MULTI_PABORT |
0402bece | 53 | ldr ip, .LCprocfns |
ac8b9c1c | 54 | mov lr, pc |
0402bece | 55 | ldr pc, [ip, #PROCESSOR_PABT_FUNC] |
ac8b9c1c RK |
56 | #else |
57 | bl CPU_PABORT_HANDLER | |
58 | #endif | |
59 | .endm | |
60 | ||
61 | .macro dabt_helper | |
62 | ||
63 | @ | |
64 | @ Call the processor-specific abort handler: | |
65 | @ | |
da740472 | 66 | @ r2 - pt_regs |
3e287bec RK |
67 | @ r4 - aborted context pc |
68 | @ r5 - aborted context psr | |
ac8b9c1c RK |
69 | @ |
70 | @ The abort handler must return the aborted address in r0, and | |
71 | @ the fault status register in r1. r9 must be preserved. | |
72 | @ | |
73 | #ifdef MULTI_DABORT | |
0402bece | 74 | ldr ip, .LCprocfns |
ac8b9c1c | 75 | mov lr, pc |
0402bece | 76 | ldr pc, [ip, #PROCESSOR_DABT_FUNC] |
ac8b9c1c RK |
77 | #else |
78 | bl CPU_DABORT_HANDLER | |
79 | #endif | |
80 | .endm | |
81 | ||
785d3cd2 NP |
82 | #ifdef CONFIG_KPROBES |
83 | .section .kprobes.text,"ax",%progbits | |
84 | #else | |
85 | .text | |
86 | #endif | |
87 | ||
1da177e4 LT |
88 | /* |
89 | * Invalid mode handlers | |
90 | */ | |
ccea7a19 RK |
91 | .macro inv_entry, reason |
92 | sub sp, sp, #S_FRAME_SIZE | |
b86040a5 CM |
93 | ARM( stmib sp, {r1 - lr} ) |
94 | THUMB( stmia sp, {r0 - r12} ) | |
95 | THUMB( str sp, [sp, #S_SP] ) | |
96 | THUMB( str lr, [sp, #S_LR] ) | |
1da177e4 LT |
97 | mov r1, #\reason |
98 | .endm | |
99 | ||
100 | __pabt_invalid: | |
ccea7a19 RK |
101 | inv_entry BAD_PREFETCH |
102 | b common_invalid | |
93ed3970 | 103 | ENDPROC(__pabt_invalid) |
1da177e4 LT |
104 | |
105 | __dabt_invalid: | |
ccea7a19 RK |
106 | inv_entry BAD_DATA |
107 | b common_invalid | |
93ed3970 | 108 | ENDPROC(__dabt_invalid) |
1da177e4 LT |
109 | |
110 | __irq_invalid: | |
ccea7a19 RK |
111 | inv_entry BAD_IRQ |
112 | b common_invalid | |
93ed3970 | 113 | ENDPROC(__irq_invalid) |
1da177e4 LT |
114 | |
115 | __und_invalid: | |
ccea7a19 RK |
116 | inv_entry BAD_UNDEFINSTR |
117 | ||
118 | @ | |
119 | @ XXX fall through to common_invalid | |
120 | @ | |
121 | ||
122 | @ | |
123 | @ common_invalid - generic code for failed exception (re-entrant version of handlers) | |
124 | @ | |
125 | common_invalid: | |
126 | zero_fp | |
127 | ||
128 | ldmia r0, {r4 - r6} | |
129 | add r0, sp, #S_PC @ here for interlock avoidance | |
130 | mov r7, #-1 @ "" "" "" "" | |
131 | str r4, [sp] @ save preserved r0 | |
132 | stmia r0, {r5 - r7} @ lr_<exception>, | |
133 | @ cpsr_<exception>, "old_r0" | |
1da177e4 | 134 | |
1da177e4 | 135 | mov r0, sp |
1da177e4 | 136 | b bad_mode |
93ed3970 | 137 | ENDPROC(__und_invalid) |
1da177e4 LT |
138 | |
139 | /* | |
140 | * SVC mode handlers | |
141 | */ | |
2dede2d8 NP |
142 | |
143 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) | |
144 | #define SPFIX(code...) code | |
145 | #else | |
146 | #define SPFIX(code...) | |
147 | #endif | |
148 | ||
d30a0c8b | 149 | .macro svc_entry, stack_hole=0 |
c4c5716e CM |
150 | UNWIND(.fnstart ) |
151 | UNWIND(.save {r0 - pc} ) | |
b86040a5 CM |
152 | sub sp, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
153 | #ifdef CONFIG_THUMB2_KERNEL | |
154 | SPFIX( str r0, [sp] ) @ temporarily saved | |
155 | SPFIX( mov r0, sp ) | |
156 | SPFIX( tst r0, #4 ) @ test original stack alignment | |
157 | SPFIX( ldr r0, [sp] ) @ restored | |
158 | #else | |
2dede2d8 | 159 | SPFIX( tst sp, #4 ) |
b86040a5 CM |
160 | #endif |
161 | SPFIX( subeq sp, sp, #4 ) | |
162 | stmia sp, {r1 - r12} | |
ccea7a19 | 163 | |
b059bdc3 RK |
164 | ldmia r0, {r3 - r5} |
165 | add r7, sp, #S_SP - 4 @ here for interlock avoidance | |
166 | mov r6, #-1 @ "" "" "" "" | |
167 | add r2, sp, #(S_FRAME_SIZE + \stack_hole - 4) | |
168 | SPFIX( addeq r2, r2, #4 ) | |
169 | str r3, [sp, #-4]! @ save the "real" r0 copied | |
ccea7a19 RK |
170 | @ from the exception stack |
171 | ||
b059bdc3 | 172 | mov r3, lr |
1da177e4 LT |
173 | |
174 | @ | |
175 | @ We are now ready to fill in the remaining blanks on the stack: | |
176 | @ | |
b059bdc3 RK |
177 | @ r2 - sp_svc |
178 | @ r3 - lr_svc | |
179 | @ r4 - lr_<exception>, already fixed up for correct return/restart | |
180 | @ r5 - spsr_<exception> | |
181 | @ r6 - orig_r0 (see pt_regs definition in ptrace.h) | |
1da177e4 | 182 | @ |
b059bdc3 | 183 | stmia r7, {r2 - r6} |
1da177e4 | 184 | |
02fe2845 RK |
185 | #ifdef CONFIG_TRACE_IRQFLAGS |
186 | bl trace_hardirqs_off | |
187 | #endif | |
f2741b78 | 188 | .endm |
1da177e4 | 189 | |
f2741b78 RK |
190 | .align 5 |
191 | __dabt_svc: | |
192 | svc_entry | |
1da177e4 | 193 | mov r2, sp |
da740472 | 194 | dabt_helper |
1da177e4 LT |
195 | |
196 | @ | |
197 | @ IRQs off again before pulling preserved data off the stack | |
198 | @ | |
ac78884e | 199 | disable_irq_notrace |
1da177e4 | 200 | |
02fe2845 RK |
201 | #ifdef CONFIG_TRACE_IRQFLAGS |
202 | tst r5, #PSR_I_BIT | |
203 | bleq trace_hardirqs_on | |
204 | tst r5, #PSR_I_BIT | |
205 | blne trace_hardirqs_off | |
206 | #endif | |
b059bdc3 | 207 | svc_exit r5 @ return from exception |
c4c5716e | 208 | UNWIND(.fnend ) |
93ed3970 | 209 | ENDPROC(__dabt_svc) |
1da177e4 LT |
210 | |
211 | .align 5 | |
212 | __irq_svc: | |
ccea7a19 | 213 | svc_entry |
187a51ad | 214 | irq_handler |
1613cc11 | 215 | |
1da177e4 | 216 | #ifdef CONFIG_PREEMPT |
1613cc11 RK |
217 | get_thread_info tsk |
218 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count | |
706fdd9f | 219 | ldr r0, [tsk, #TI_FLAGS] @ get flags |
28fab1a2 RK |
220 | teq r8, #0 @ if preempt count != 0 |
221 | movne r0, #0 @ force flags to 0 | |
1da177e4 LT |
222 | tst r0, #_TIF_NEED_RESCHED |
223 | blne svc_preempt | |
1da177e4 | 224 | #endif |
30891c90 | 225 | |
7ad1bcb2 | 226 | #ifdef CONFIG_TRACE_IRQFLAGS |
fbab1c80 RK |
227 | @ The parent context IRQs must have been enabled to get here in |
228 | @ the first place, so there's no point checking the PSR I bit. | |
229 | bl trace_hardirqs_on | |
7ad1bcb2 | 230 | #endif |
b059bdc3 | 231 | svc_exit r5 @ return from exception |
c4c5716e | 232 | UNWIND(.fnend ) |
93ed3970 | 233 | ENDPROC(__irq_svc) |
1da177e4 LT |
234 | |
235 | .ltorg | |
236 | ||
237 | #ifdef CONFIG_PREEMPT | |
238 | svc_preempt: | |
28fab1a2 | 239 | mov r8, lr |
1da177e4 | 240 | 1: bl preempt_schedule_irq @ irq en/disable is done inside |
706fdd9f | 241 | ldr r0, [tsk, #TI_FLAGS] @ get new tasks TI_FLAGS |
1da177e4 | 242 | tst r0, #_TIF_NEED_RESCHED |
28fab1a2 | 243 | moveq pc, r8 @ go again |
1da177e4 LT |
244 | b 1b |
245 | #endif | |
246 | ||
15ac49b6 RK |
247 | __und_fault: |
248 | @ Correct the PC such that it is pointing at the instruction | |
249 | @ which caused the fault. If the faulting instruction was ARM | |
250 | @ the PC will be pointing at the next instruction, and have to | |
251 | @ subtract 4. Otherwise, it is Thumb, and the PC will be | |
252 | @ pointing at the second half of the Thumb instruction. We | |
253 | @ have to subtract 2. | |
254 | ldr r2, [r0, #S_PC] | |
255 | sub r2, r2, r1 | |
256 | str r2, [r0, #S_PC] | |
257 | b do_undefinstr | |
258 | ENDPROC(__und_fault) | |
259 | ||
1da177e4 LT |
260 | .align 5 |
261 | __und_svc: | |
d30a0c8b NP |
262 | #ifdef CONFIG_KPROBES |
263 | @ If a kprobe is about to simulate a "stmdb sp..." instruction, | |
264 | @ it obviously needs free stack space which then will belong to | |
265 | @ the saved context. | |
266 | svc_entry 64 | |
267 | #else | |
ccea7a19 | 268 | svc_entry |
d30a0c8b | 269 | #endif |
1da177e4 LT |
270 | @ |
271 | @ call emulation code, which returns using r9 if it has emulated | |
272 | @ the instruction, or the more conventional lr if we are to treat | |
273 | @ this as a real undefined instruction | |
274 | @ | |
275 | @ r0 - instruction | |
276 | @ | |
15ac49b6 | 277 | #ifndef CONFIG_THUMB2_KERNEL |
b059bdc3 | 278 | ldr r0, [r4, #-4] |
83e686ea | 279 | #else |
15ac49b6 | 280 | mov r1, #2 |
b059bdc3 | 281 | ldrh r0, [r4, #-2] @ Thumb instruction at LR - 2 |
85519189 | 282 | cmp r0, #0xe800 @ 32-bit instruction if xx >= 0 |
15ac49b6 RK |
283 | blo __und_svc_fault |
284 | ldrh r9, [r4] @ bottom 16 bits | |
285 | add r4, r4, #2 | |
286 | str r4, [sp, #S_PC] | |
287 | orr r0, r9, r0, lsl #16 | |
83e686ea | 288 | #endif |
15ac49b6 | 289 | adr r9, BSYM(__und_svc_finish) |
b059bdc3 | 290 | mov r2, r4 |
1da177e4 LT |
291 | bl call_fpe |
292 | ||
15ac49b6 RK |
293 | mov r1, #4 @ PC correction to apply |
294 | __und_svc_fault: | |
1da177e4 | 295 | mov r0, sp @ struct pt_regs *regs |
15ac49b6 | 296 | bl __und_fault |
1da177e4 LT |
297 | |
298 | @ | |
299 | @ IRQs off again before pulling preserved data off the stack | |
300 | @ | |
15ac49b6 RK |
301 | __und_svc_finish: |
302 | disable_irq_notrace | |
1da177e4 LT |
303 | |
304 | @ | |
305 | @ restore SPSR and restart the instruction | |
306 | @ | |
b059bdc3 | 307 | ldr r5, [sp, #S_PSR] @ Get SVC cpsr |
df295df6 RK |
308 | #ifdef CONFIG_TRACE_IRQFLAGS |
309 | tst r5, #PSR_I_BIT | |
310 | bleq trace_hardirqs_on | |
311 | tst r5, #PSR_I_BIT | |
312 | blne trace_hardirqs_off | |
313 | #endif | |
b059bdc3 | 314 | svc_exit r5 @ return from exception |
c4c5716e | 315 | UNWIND(.fnend ) |
93ed3970 | 316 | ENDPROC(__und_svc) |
1da177e4 LT |
317 | |
318 | .align 5 | |
319 | __pabt_svc: | |
ccea7a19 | 320 | svc_entry |
4fb28474 | 321 | mov r2, sp @ regs |
8dfe7ac9 | 322 | pabt_helper |
1da177e4 LT |
323 | |
324 | @ | |
325 | @ IRQs off again before pulling preserved data off the stack | |
326 | @ | |
ac78884e | 327 | disable_irq_notrace |
1da177e4 | 328 | |
02fe2845 RK |
329 | #ifdef CONFIG_TRACE_IRQFLAGS |
330 | tst r5, #PSR_I_BIT | |
331 | bleq trace_hardirqs_on | |
332 | tst r5, #PSR_I_BIT | |
333 | blne trace_hardirqs_off | |
334 | #endif | |
b059bdc3 | 335 | svc_exit r5 @ return from exception |
c4c5716e | 336 | UNWIND(.fnend ) |
93ed3970 | 337 | ENDPROC(__pabt_svc) |
1da177e4 LT |
338 | |
339 | .align 5 | |
49f680ea RK |
340 | .LCcralign: |
341 | .word cr_alignment | |
48d7927b | 342 | #ifdef MULTI_DABORT |
1da177e4 LT |
343 | .LCprocfns: |
344 | .word processor | |
345 | #endif | |
346 | .LCfp: | |
347 | .word fp_enter | |
1da177e4 LT |
348 | |
349 | /* | |
350 | * User mode handlers | |
2dede2d8 NP |
351 | * |
352 | * EABI note: sp_svc is always 64-bit aligned here, so should S_FRAME_SIZE | |
1da177e4 | 353 | */ |
2dede2d8 NP |
354 | |
355 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) && (S_FRAME_SIZE & 7) | |
356 | #error "sizeof(struct pt_regs) must be a multiple of 8" | |
357 | #endif | |
358 | ||
ccea7a19 | 359 | .macro usr_entry |
c4c5716e CM |
360 | UNWIND(.fnstart ) |
361 | UNWIND(.cantunwind ) @ don't unwind the user space | |
ccea7a19 | 362 | sub sp, sp, #S_FRAME_SIZE |
b86040a5 CM |
363 | ARM( stmib sp, {r1 - r12} ) |
364 | THUMB( stmia sp, {r0 - r12} ) | |
ccea7a19 | 365 | |
b059bdc3 | 366 | ldmia r0, {r3 - r5} |
ccea7a19 | 367 | add r0, sp, #S_PC @ here for interlock avoidance |
b059bdc3 | 368 | mov r6, #-1 @ "" "" "" "" |
ccea7a19 | 369 | |
b059bdc3 | 370 | str r3, [sp] @ save the "real" r0 copied |
ccea7a19 | 371 | @ from the exception stack |
1da177e4 LT |
372 | |
373 | @ | |
374 | @ We are now ready to fill in the remaining blanks on the stack: | |
375 | @ | |
b059bdc3 RK |
376 | @ r4 - lr_<exception>, already fixed up for correct return/restart |
377 | @ r5 - spsr_<exception> | |
378 | @ r6 - orig_r0 (see pt_regs definition in ptrace.h) | |
1da177e4 LT |
379 | @ |
380 | @ Also, separately save sp_usr and lr_usr | |
381 | @ | |
b059bdc3 | 382 | stmia r0, {r4 - r6} |
b86040a5 CM |
383 | ARM( stmdb r0, {sp, lr}^ ) |
384 | THUMB( store_user_sp_lr r0, r1, S_SP - S_PC ) | |
1da177e4 LT |
385 | |
386 | @ | |
387 | @ Enable the alignment trap while in kernel mode | |
388 | @ | |
49f680ea | 389 | alignment_trap r0 |
1da177e4 LT |
390 | |
391 | @ | |
392 | @ Clear FP to mark the first stack frame | |
393 | @ | |
394 | zero_fp | |
f2741b78 RK |
395 | |
396 | #ifdef CONFIG_IRQSOFF_TRACER | |
397 | bl trace_hardirqs_off | |
398 | #endif | |
1da177e4 LT |
399 | .endm |
400 | ||
b49c0f24 | 401 | .macro kuser_cmpxchg_check |
40fb79c8 | 402 | #if !defined(CONFIG_CPU_32v6K) && !defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
b49c0f24 NP |
403 | #ifndef CONFIG_MMU |
404 | #warning "NPTL on non MMU needs fixing" | |
405 | #else | |
406 | @ Make sure our user space atomic helper is restarted | |
407 | @ if it was interrupted in a critical region. Here we | |
408 | @ perform a quick test inline since it should be false | |
409 | @ 99.9999% of the time. The rest is done out of line. | |
b059bdc3 | 410 | cmp r4, #TASK_SIZE |
40fb79c8 | 411 | blhs kuser_cmpxchg64_fixup |
b49c0f24 NP |
412 | #endif |
413 | #endif | |
414 | .endm | |
415 | ||
1da177e4 LT |
416 | .align 5 |
417 | __dabt_usr: | |
ccea7a19 | 418 | usr_entry |
b49c0f24 | 419 | kuser_cmpxchg_check |
1da177e4 | 420 | mov r2, sp |
da740472 RK |
421 | dabt_helper |
422 | b ret_from_exception | |
c4c5716e | 423 | UNWIND(.fnend ) |
93ed3970 | 424 | ENDPROC(__dabt_usr) |
1da177e4 LT |
425 | |
426 | .align 5 | |
427 | __irq_usr: | |
ccea7a19 | 428 | usr_entry |
bc089602 | 429 | kuser_cmpxchg_check |
187a51ad | 430 | irq_handler |
1613cc11 | 431 | get_thread_info tsk |
1da177e4 | 432 | mov why, #0 |
9fc2552a | 433 | b ret_to_user_from_irq |
c4c5716e | 434 | UNWIND(.fnend ) |
93ed3970 | 435 | ENDPROC(__irq_usr) |
1da177e4 LT |
436 | |
437 | .ltorg | |
438 | ||
439 | .align 5 | |
440 | __und_usr: | |
ccea7a19 | 441 | usr_entry |
bc089602 | 442 | |
b059bdc3 RK |
443 | mov r2, r4 |
444 | mov r3, r5 | |
1da177e4 | 445 | |
15ac49b6 RK |
446 | @ r2 = regs->ARM_pc, which is either 2 or 4 bytes ahead of the |
447 | @ faulting instruction depending on Thumb mode. | |
448 | @ r3 = regs->ARM_cpsr | |
1da177e4 | 449 | @ |
15ac49b6 RK |
450 | @ The emulation code returns using r9 if it has emulated the |
451 | @ instruction, or the more conventional lr if we are to treat | |
452 | @ this as a real undefined instruction | |
1da177e4 | 453 | @ |
b86040a5 | 454 | adr r9, BSYM(ret_from_exception) |
15ac49b6 | 455 | |
cb170a45 | 456 | tst r3, #PSR_T_BIT @ Thumb mode? |
15ac49b6 RK |
457 | bne __und_usr_thumb |
458 | sub r4, r2, #4 @ ARM instr at LR - 4 | |
459 | 1: ldrt r0, [r4] | |
26584853 | 460 | #ifdef CONFIG_CPU_ENDIAN_BE8 |
15ac49b6 | 461 | rev r0, r0 @ little endian instruction |
26584853 | 462 | #endif |
15ac49b6 RK |
463 | @ r0 = 32-bit ARM instruction which caused the exception |
464 | @ r2 = PC value for the following instruction (:= regs->ARM_pc) | |
465 | @ r4 = PC value for the faulting instruction | |
466 | @ lr = 32-bit undefined instruction function | |
467 | adr lr, BSYM(__und_usr_fault_32) | |
468 | b call_fpe | |
469 | ||
470 | __und_usr_thumb: | |
cb170a45 | 471 | @ Thumb instruction |
15ac49b6 | 472 | sub r4, r2, #2 @ First half of thumb instr at LR - 2 |
ef4c5368 DM |
473 | #if CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7 |
474 | /* | |
475 | * Thumb-2 instruction handling. Note that because pre-v6 and >= v6 platforms | |
476 | * can never be supported in a single kernel, this code is not applicable at | |
477 | * all when __LINUX_ARM_ARCH__ < 6. This allows simplifying assumptions to be | |
478 | * made about .arch directives. | |
479 | */ | |
480 | #if __LINUX_ARM_ARCH__ < 7 | |
481 | /* If the target CPU may not be Thumb-2-capable, a run-time check is needed: */ | |
482 | #define NEED_CPU_ARCHITECTURE | |
483 | ldr r5, .LCcpu_architecture | |
484 | ldr r5, [r5] | |
485 | cmp r5, #CPU_ARCH_ARMv7 | |
15ac49b6 | 486 | blo __und_usr_fault_16 @ 16bit undefined instruction |
ef4c5368 DM |
487 | /* |
488 | * The following code won't get run unless the running CPU really is v7, so | |
489 | * coding round the lack of ldrht on older arches is pointless. Temporarily | |
490 | * override the assembler target arch with the minimum required instead: | |
491 | */ | |
492 | .arch armv6t2 | |
493 | #endif | |
15ac49b6 | 494 | 2: ldrht r5, [r4] |
85519189 | 495 | cmp r5, #0xe800 @ 32bit instruction if xx != 0 |
15ac49b6 RK |
496 | blo __und_usr_fault_16 @ 16bit undefined instruction |
497 | 3: ldrht r0, [r2] | |
cb170a45 | 498 | add r2, r2, #2 @ r2 is PC + 2, make it PC + 4 |
15ac49b6 | 499 | str r2, [sp, #S_PC] @ it's a 2x16bit instr, update |
cb170a45 | 500 | orr r0, r0, r5, lsl #16 |
15ac49b6 RK |
501 | adr lr, BSYM(__und_usr_fault_32) |
502 | @ r0 = the two 16-bit Thumb instructions which caused the exception | |
503 | @ r2 = PC value for the following Thumb instruction (:= regs->ARM_pc) | |
504 | @ r4 = PC value for the first 16-bit Thumb instruction | |
505 | @ lr = 32bit undefined instruction function | |
ef4c5368 DM |
506 | |
507 | #if __LINUX_ARM_ARCH__ < 7 | |
508 | /* If the target arch was overridden, change it back: */ | |
509 | #ifdef CONFIG_CPU_32v6K | |
510 | .arch armv6k | |
cb170a45 | 511 | #else |
ef4c5368 DM |
512 | .arch armv6 |
513 | #endif | |
514 | #endif /* __LINUX_ARM_ARCH__ < 7 */ | |
515 | #else /* !(CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7) */ | |
15ac49b6 | 516 | b __und_usr_fault_16 |
cb170a45 | 517 | #endif |
15ac49b6 | 518 | UNWIND(.fnend) |
93ed3970 | 519 | ENDPROC(__und_usr) |
cb170a45 | 520 | |
1da177e4 | 521 | /* |
15ac49b6 | 522 | * The out of line fixup for the ldrt instructions above. |
1da177e4 | 523 | */ |
4260415f | 524 | .pushsection .fixup, "ax" |
667d1b48 | 525 | .align 2 |
cb170a45 | 526 | 4: mov pc, r9 |
4260415f RK |
527 | .popsection |
528 | .pushsection __ex_table,"a" | |
cb170a45 | 529 | .long 1b, 4b |
c89cefed | 530 | #if CONFIG_ARM_THUMB && __LINUX_ARM_ARCH__ >= 6 && CONFIG_CPU_V7 |
cb170a45 PB |
531 | .long 2b, 4b |
532 | .long 3b, 4b | |
533 | #endif | |
4260415f | 534 | .popsection |
1da177e4 LT |
535 | |
536 | /* | |
537 | * Check whether the instruction is a co-processor instruction. | |
538 | * If yes, we need to call the relevant co-processor handler. | |
539 | * | |
540 | * Note that we don't do a full check here for the co-processor | |
541 | * instructions; all instructions with bit 27 set are well | |
542 | * defined. The only instructions that should fault are the | |
543 | * co-processor instructions. However, we have to watch out | |
544 | * for the ARM6/ARM7 SWI bug. | |
545 | * | |
b5872db4 CM |
546 | * NEON is a special case that has to be handled here. Not all |
547 | * NEON instructions are co-processor instructions, so we have | |
548 | * to make a special case of checking for them. Plus, there's | |
549 | * five groups of them, so we have a table of mask/opcode pairs | |
550 | * to check against, and if any match then we branch off into the | |
551 | * NEON handler code. | |
552 | * | |
1da177e4 | 553 | * Emulators may wish to make use of the following registers: |
15ac49b6 RK |
554 | * r0 = instruction opcode (32-bit ARM or two 16-bit Thumb) |
555 | * r2 = PC value to resume execution after successful emulation | |
db6ccbb6 | 556 | * r9 = normal "successful" return address |
15ac49b6 | 557 | * r10 = this threads thread_info structure |
db6ccbb6 | 558 | * lr = unrecognised instruction return address |
15ac49b6 | 559 | * IRQs disabled, FIQs enabled. |
1da177e4 | 560 | */ |
cb170a45 PB |
561 | @ |
562 | @ Fall-through from Thumb-2 __und_usr | |
563 | @ | |
564 | #ifdef CONFIG_NEON | |
565 | adr r6, .LCneon_thumb_opcodes | |
566 | b 2f | |
567 | #endif | |
1da177e4 | 568 | call_fpe: |
b5872db4 | 569 | #ifdef CONFIG_NEON |
cb170a45 | 570 | adr r6, .LCneon_arm_opcodes |
b5872db4 CM |
571 | 2: |
572 | ldr r7, [r6], #4 @ mask value | |
573 | cmp r7, #0 @ end mask? | |
574 | beq 1f | |
575 | and r8, r0, r7 | |
576 | ldr r7, [r6], #4 @ opcode bits matching in mask | |
577 | cmp r8, r7 @ NEON instruction? | |
578 | bne 2b | |
579 | get_thread_info r10 | |
580 | mov r7, #1 | |
581 | strb r7, [r10, #TI_USED_CP + 10] @ mark CP#10 as used | |
582 | strb r7, [r10, #TI_USED_CP + 11] @ mark CP#11 as used | |
583 | b do_vfp @ let VFP handler handle this | |
584 | 1: | |
585 | #endif | |
1da177e4 | 586 | tst r0, #0x08000000 @ only CDP/CPRT/LDC/STC have bit 27 |
cb170a45 | 587 | tstne r0, #0x04000000 @ bit 26 set on both ARM and Thumb-2 |
1da177e4 LT |
588 | moveq pc, lr |
589 | get_thread_info r10 @ get current thread | |
590 | and r8, r0, #0x00000f00 @ mask out CP number | |
b86040a5 | 591 | THUMB( lsr r8, r8, #8 ) |
1da177e4 LT |
592 | mov r7, #1 |
593 | add r6, r10, #TI_USED_CP | |
b86040a5 CM |
594 | ARM( strb r7, [r6, r8, lsr #8] ) @ set appropriate used_cp[] |
595 | THUMB( strb r7, [r6, r8] ) @ set appropriate used_cp[] | |
1da177e4 LT |
596 | #ifdef CONFIG_IWMMXT |
597 | @ Test if we need to give access to iWMMXt coprocessors | |
598 | ldr r5, [r10, #TI_FLAGS] | |
599 | rsbs r7, r8, #(1 << 8) @ CP 0 or 1 only | |
600 | movcss r7, r5, lsr #(TIF_USING_IWMMXT + 1) | |
601 | bcs iwmmxt_task_enable | |
602 | #endif | |
b86040a5 CM |
603 | ARM( add pc, pc, r8, lsr #6 ) |
604 | THUMB( lsl r8, r8, #2 ) | |
605 | THUMB( add pc, r8 ) | |
606 | nop | |
607 | ||
a771fe6e | 608 | movw_pc lr @ CP#0 |
b86040a5 CM |
609 | W(b) do_fpe @ CP#1 (FPE) |
610 | W(b) do_fpe @ CP#2 (FPE) | |
a771fe6e | 611 | movw_pc lr @ CP#3 |
c17fad11 LB |
612 | #ifdef CONFIG_CRUNCH |
613 | b crunch_task_enable @ CP#4 (MaverickCrunch) | |
614 | b crunch_task_enable @ CP#5 (MaverickCrunch) | |
615 | b crunch_task_enable @ CP#6 (MaverickCrunch) | |
616 | #else | |
a771fe6e CM |
617 | movw_pc lr @ CP#4 |
618 | movw_pc lr @ CP#5 | |
619 | movw_pc lr @ CP#6 | |
c17fad11 | 620 | #endif |
a771fe6e CM |
621 | movw_pc lr @ CP#7 |
622 | movw_pc lr @ CP#8 | |
623 | movw_pc lr @ CP#9 | |
1da177e4 | 624 | #ifdef CONFIG_VFP |
b86040a5 CM |
625 | W(b) do_vfp @ CP#10 (VFP) |
626 | W(b) do_vfp @ CP#11 (VFP) | |
1da177e4 | 627 | #else |
a771fe6e CM |
628 | movw_pc lr @ CP#10 (VFP) |
629 | movw_pc lr @ CP#11 (VFP) | |
1da177e4 | 630 | #endif |
a771fe6e CM |
631 | movw_pc lr @ CP#12 |
632 | movw_pc lr @ CP#13 | |
633 | movw_pc lr @ CP#14 (Debug) | |
634 | movw_pc lr @ CP#15 (Control) | |
1da177e4 | 635 | |
ef4c5368 DM |
636 | #ifdef NEED_CPU_ARCHITECTURE |
637 | .align 2 | |
638 | .LCcpu_architecture: | |
639 | .word __cpu_architecture | |
640 | #endif | |
641 | ||
b5872db4 CM |
642 | #ifdef CONFIG_NEON |
643 | .align 6 | |
644 | ||
cb170a45 | 645 | .LCneon_arm_opcodes: |
b5872db4 CM |
646 | .word 0xfe000000 @ mask |
647 | .word 0xf2000000 @ opcode | |
648 | ||
649 | .word 0xff100000 @ mask | |
650 | .word 0xf4000000 @ opcode | |
651 | ||
cb170a45 PB |
652 | .word 0x00000000 @ mask |
653 | .word 0x00000000 @ opcode | |
654 | ||
655 | .LCneon_thumb_opcodes: | |
656 | .word 0xef000000 @ mask | |
657 | .word 0xef000000 @ opcode | |
658 | ||
659 | .word 0xff100000 @ mask | |
660 | .word 0xf9000000 @ opcode | |
661 | ||
b5872db4 CM |
662 | .word 0x00000000 @ mask |
663 | .word 0x00000000 @ opcode | |
664 | #endif | |
665 | ||
1da177e4 | 666 | do_fpe: |
5d25ac03 | 667 | enable_irq |
1da177e4 LT |
668 | ldr r4, .LCfp |
669 | add r10, r10, #TI_FPSTATE @ r10 = workspace | |
670 | ldr pc, [r4] @ Call FP module USR entry point | |
671 | ||
672 | /* | |
673 | * The FP module is called with these registers set: | |
674 | * r0 = instruction | |
675 | * r2 = PC+4 | |
676 | * r9 = normal "successful" return address | |
677 | * r10 = FP workspace | |
678 | * lr = unrecognised FP instruction return address | |
679 | */ | |
680 | ||
124efc27 | 681 | .pushsection .data |
1da177e4 | 682 | ENTRY(fp_enter) |
db6ccbb6 | 683 | .word no_fp |
124efc27 | 684 | .popsection |
1da177e4 | 685 | |
83e686ea CM |
686 | ENTRY(no_fp) |
687 | mov pc, lr | |
688 | ENDPROC(no_fp) | |
db6ccbb6 | 689 | |
15ac49b6 RK |
690 | __und_usr_fault_32: |
691 | mov r1, #4 | |
692 | b 1f | |
693 | __und_usr_fault_16: | |
694 | mov r1, #2 | |
695 | 1: enable_irq | |
1da177e4 | 696 | mov r0, sp |
b86040a5 | 697 | adr lr, BSYM(ret_from_exception) |
15ac49b6 RK |
698 | b __und_fault |
699 | ENDPROC(__und_usr_fault_32) | |
700 | ENDPROC(__und_usr_fault_16) | |
1da177e4 LT |
701 | |
702 | .align 5 | |
703 | __pabt_usr: | |
ccea7a19 | 704 | usr_entry |
4fb28474 | 705 | mov r2, sp @ regs |
8dfe7ac9 | 706 | pabt_helper |
c4c5716e | 707 | UNWIND(.fnend ) |
1da177e4 LT |
708 | /* fall through */ |
709 | /* | |
710 | * This is the return code to user mode for abort handlers | |
711 | */ | |
712 | ENTRY(ret_from_exception) | |
c4c5716e CM |
713 | UNWIND(.fnstart ) |
714 | UNWIND(.cantunwind ) | |
1da177e4 LT |
715 | get_thread_info tsk |
716 | mov why, #0 | |
717 | b ret_to_user | |
c4c5716e | 718 | UNWIND(.fnend ) |
93ed3970 CM |
719 | ENDPROC(__pabt_usr) |
720 | ENDPROC(ret_from_exception) | |
1da177e4 LT |
721 | |
722 | /* | |
723 | * Register switch for ARMv3 and ARMv4 processors | |
724 | * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info | |
725 | * previous and next are guaranteed not to be the same. | |
726 | */ | |
727 | ENTRY(__switch_to) | |
c4c5716e CM |
728 | UNWIND(.fnstart ) |
729 | UNWIND(.cantunwind ) | |
1da177e4 LT |
730 | add ip, r1, #TI_CPU_SAVE |
731 | ldr r3, [r2, #TI_TP_VALUE] | |
b86040a5 CM |
732 | ARM( stmia ip!, {r4 - sl, fp, sp, lr} ) @ Store most regs on stack |
733 | THUMB( stmia ip!, {r4 - sl, fp} ) @ Store most regs on stack | |
734 | THUMB( str sp, [ip], #4 ) | |
735 | THUMB( str lr, [ip], #4 ) | |
247055aa | 736 | #ifdef CONFIG_CPU_USE_DOMAINS |
d6551e88 | 737 | ldr r6, [r2, #TI_CPU_DOMAIN] |
afeb90ca | 738 | #endif |
f159f4ed | 739 | set_tls r3, r4, r5 |
df0698be NP |
740 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
741 | ldr r7, [r2, #TI_TASK] | |
742 | ldr r8, =__stack_chk_guard | |
743 | ldr r7, [r7, #TSK_STACK_CANARY] | |
744 | #endif | |
247055aa | 745 | #ifdef CONFIG_CPU_USE_DOMAINS |
1da177e4 | 746 | mcr p15, 0, r6, c3, c0, 0 @ Set domain register |
1da177e4 | 747 | #endif |
d6551e88 RK |
748 | mov r5, r0 |
749 | add r4, r2, #TI_CPU_SAVE | |
750 | ldr r0, =thread_notify_head | |
751 | mov r1, #THREAD_NOTIFY_SWITCH | |
752 | bl atomic_notifier_call_chain | |
df0698be NP |
753 | #if defined(CONFIG_CC_STACKPROTECTOR) && !defined(CONFIG_SMP) |
754 | str r7, [r8] | |
755 | #endif | |
b86040a5 | 756 | THUMB( mov ip, r4 ) |
d6551e88 | 757 | mov r0, r5 |
b86040a5 CM |
758 | ARM( ldmia r4, {r4 - sl, fp, sp, pc} ) @ Load all regs saved previously |
759 | THUMB( ldmia ip!, {r4 - sl, fp} ) @ Load all regs saved previously | |
760 | THUMB( ldr sp, [ip], #4 ) | |
761 | THUMB( ldr pc, [ip] ) | |
c4c5716e | 762 | UNWIND(.fnend ) |
93ed3970 | 763 | ENDPROC(__switch_to) |
1da177e4 LT |
764 | |
765 | __INIT | |
2d2669b6 NP |
766 | |
767 | /* | |
768 | * User helpers. | |
769 | * | |
2d2669b6 NP |
770 | * Each segment is 32-byte aligned and will be moved to the top of the high |
771 | * vector page. New segments (if ever needed) must be added in front of | |
772 | * existing ones. This mechanism should be used only for things that are | |
773 | * really small and justified, and not be abused freely. | |
774 | * | |
37b83046 | 775 | * See Documentation/arm/kernel_user_helpers.txt for formal definitions. |
2d2669b6 | 776 | */ |
b86040a5 | 777 | THUMB( .arm ) |
2d2669b6 | 778 | |
ba9b5d76 NP |
779 | .macro usr_ret, reg |
780 | #ifdef CONFIG_ARM_THUMB | |
781 | bx \reg | |
782 | #else | |
783 | mov pc, \reg | |
784 | #endif | |
785 | .endm | |
786 | ||
2d2669b6 NP |
787 | .align 5 |
788 | .globl __kuser_helper_start | |
789 | __kuser_helper_start: | |
790 | ||
7c612bfd | 791 | /* |
40fb79c8 NP |
792 | * Due to the length of some sequences, __kuser_cmpxchg64 spans 2 regular |
793 | * kuser "slots", therefore 0xffff0f80 is not used as a valid entry point. | |
7c612bfd NP |
794 | */ |
795 | ||
40fb79c8 NP |
796 | __kuser_cmpxchg64: @ 0xffff0f60 |
797 | ||
798 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) | |
799 | ||
800 | /* | |
801 | * Poor you. No fast solution possible... | |
802 | * The kernel itself must perform the operation. | |
803 | * A special ghost syscall is used for that (see traps.c). | |
804 | */ | |
805 | stmfd sp!, {r7, lr} | |
806 | ldr r7, 1f @ it's 20 bits | |
807 | swi __ARM_NR_cmpxchg64 | |
808 | ldmfd sp!, {r7, pc} | |
809 | 1: .word __ARM_NR_cmpxchg64 | |
810 | ||
811 | #elif defined(CONFIG_CPU_32v6K) | |
812 | ||
813 | stmfd sp!, {r4, r5, r6, r7} | |
814 | ldrd r4, r5, [r0] @ load old val | |
815 | ldrd r6, r7, [r1] @ load new val | |
816 | smp_dmb arm | |
817 | 1: ldrexd r0, r1, [r2] @ load current val | |
818 | eors r3, r0, r4 @ compare with oldval (1) | |
819 | eoreqs r3, r1, r5 @ compare with oldval (2) | |
820 | strexdeq r3, r6, r7, [r2] @ store newval if eq | |
821 | teqeq r3, #1 @ success? | |
822 | beq 1b @ if no then retry | |
ed3768a8 | 823 | smp_dmb arm |
40fb79c8 NP |
824 | rsbs r0, r3, #0 @ set returned val and C flag |
825 | ldmfd sp!, {r4, r5, r6, r7} | |
5a97d0ae | 826 | usr_ret lr |
40fb79c8 NP |
827 | |
828 | #elif !defined(CONFIG_SMP) | |
829 | ||
830 | #ifdef CONFIG_MMU | |
831 | ||
832 | /* | |
833 | * The only thing that can break atomicity in this cmpxchg64 | |
834 | * implementation is either an IRQ or a data abort exception | |
835 | * causing another process/thread to be scheduled in the middle of | |
836 | * the critical sequence. The same strategy as for cmpxchg is used. | |
837 | */ | |
838 | stmfd sp!, {r4, r5, r6, lr} | |
839 | ldmia r0, {r4, r5} @ load old val | |
840 | ldmia r1, {r6, lr} @ load new val | |
841 | 1: ldmia r2, {r0, r1} @ load current val | |
842 | eors r3, r0, r4 @ compare with oldval (1) | |
843 | eoreqs r3, r1, r5 @ compare with oldval (2) | |
844 | 2: stmeqia r2, {r6, lr} @ store newval if eq | |
845 | rsbs r0, r3, #0 @ set return val and C flag | |
846 | ldmfd sp!, {r4, r5, r6, pc} | |
847 | ||
848 | .text | |
849 | kuser_cmpxchg64_fixup: | |
850 | @ Called from kuser_cmpxchg_fixup. | |
3ad55155 | 851 | @ r4 = address of interrupted insn (must be preserved). |
40fb79c8 NP |
852 | @ sp = saved regs. r7 and r8 are clobbered. |
853 | @ 1b = first critical insn, 2b = last critical insn. | |
3ad55155 | 854 | @ If r4 >= 1b and r4 <= 2b then saved pc_usr is set to 1b. |
40fb79c8 NP |
855 | mov r7, #0xffff0fff |
856 | sub r7, r7, #(0xffff0fff - (0xffff0f60 + (1b - __kuser_cmpxchg64))) | |
3ad55155 | 857 | subs r8, r4, r7 |
40fb79c8 NP |
858 | rsbcss r8, r8, #(2b - 1b) |
859 | strcs r7, [sp, #S_PC] | |
860 | #if __LINUX_ARM_ARCH__ < 6 | |
861 | bcc kuser_cmpxchg32_fixup | |
862 | #endif | |
863 | mov pc, lr | |
864 | .previous | |
865 | ||
866 | #else | |
867 | #warning "NPTL on non MMU needs fixing" | |
868 | mov r0, #-1 | |
869 | adds r0, r0, #0 | |
ba9b5d76 | 870 | usr_ret lr |
40fb79c8 NP |
871 | #endif |
872 | ||
873 | #else | |
874 | #error "incoherent kernel configuration" | |
875 | #endif | |
876 | ||
877 | /* pad to next slot */ | |
878 | .rept (16 - (. - __kuser_cmpxchg64)/4) | |
879 | .word 0 | |
880 | .endr | |
7c612bfd NP |
881 | |
882 | .align 5 | |
883 | ||
7c612bfd | 884 | __kuser_memory_barrier: @ 0xffff0fa0 |
ed3768a8 | 885 | smp_dmb arm |
ba9b5d76 | 886 | usr_ret lr |
7c612bfd NP |
887 | |
888 | .align 5 | |
2d2669b6 NP |
889 | |
890 | __kuser_cmpxchg: @ 0xffff0fc0 | |
891 | ||
dcef1f63 | 892 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
2d2669b6 | 893 | |
dcef1f63 NP |
894 | /* |
895 | * Poor you. No fast solution possible... | |
896 | * The kernel itself must perform the operation. | |
897 | * A special ghost syscall is used for that (see traps.c). | |
898 | */ | |
5e097445 | 899 | stmfd sp!, {r7, lr} |
55afd264 | 900 | ldr r7, 1f @ it's 20 bits |
cc20d429 | 901 | swi __ARM_NR_cmpxchg |
5e097445 | 902 | ldmfd sp!, {r7, pc} |
cc20d429 | 903 | 1: .word __ARM_NR_cmpxchg |
dcef1f63 NP |
904 | |
905 | #elif __LINUX_ARM_ARCH__ < 6 | |
2d2669b6 | 906 | |
b49c0f24 NP |
907 | #ifdef CONFIG_MMU |
908 | ||
2d2669b6 | 909 | /* |
b49c0f24 NP |
910 | * The only thing that can break atomicity in this cmpxchg |
911 | * implementation is either an IRQ or a data abort exception | |
912 | * causing another process/thread to be scheduled in the middle | |
913 | * of the critical sequence. To prevent this, code is added to | |
914 | * the IRQ and data abort exception handlers to set the pc back | |
915 | * to the beginning of the critical section if it is found to be | |
916 | * within that critical section (see kuser_cmpxchg_fixup). | |
2d2669b6 | 917 | */ |
b49c0f24 NP |
918 | 1: ldr r3, [r2] @ load current val |
919 | subs r3, r3, r0 @ compare with oldval | |
920 | 2: streq r1, [r2] @ store newval if eq | |
921 | rsbs r0, r3, #0 @ set return val and C flag | |
922 | usr_ret lr | |
923 | ||
924 | .text | |
40fb79c8 | 925 | kuser_cmpxchg32_fixup: |
b49c0f24 | 926 | @ Called from kuser_cmpxchg_check macro. |
b059bdc3 | 927 | @ r4 = address of interrupted insn (must be preserved). |
b49c0f24 NP |
928 | @ sp = saved regs. r7 and r8 are clobbered. |
929 | @ 1b = first critical insn, 2b = last critical insn. | |
b059bdc3 | 930 | @ If r4 >= 1b and r4 <= 2b then saved pc_usr is set to 1b. |
b49c0f24 NP |
931 | mov r7, #0xffff0fff |
932 | sub r7, r7, #(0xffff0fff - (0xffff0fc0 + (1b - __kuser_cmpxchg))) | |
b059bdc3 | 933 | subs r8, r4, r7 |
b49c0f24 NP |
934 | rsbcss r8, r8, #(2b - 1b) |
935 | strcs r7, [sp, #S_PC] | |
936 | mov pc, lr | |
937 | .previous | |
938 | ||
49bca4c2 NP |
939 | #else |
940 | #warning "NPTL on non MMU needs fixing" | |
941 | mov r0, #-1 | |
942 | adds r0, r0, #0 | |
ba9b5d76 | 943 | usr_ret lr |
b49c0f24 | 944 | #endif |
2d2669b6 NP |
945 | |
946 | #else | |
947 | ||
ed3768a8 | 948 | smp_dmb arm |
b49c0f24 | 949 | 1: ldrex r3, [r2] |
2d2669b6 NP |
950 | subs r3, r3, r0 |
951 | strexeq r3, r1, [r2] | |
b49c0f24 NP |
952 | teqeq r3, #1 |
953 | beq 1b | |
2d2669b6 | 954 | rsbs r0, r3, #0 |
b49c0f24 | 955 | /* beware -- each __kuser slot must be 8 instructions max */ |
f00ec48f RK |
956 | ALT_SMP(b __kuser_memory_barrier) |
957 | ALT_UP(usr_ret lr) | |
2d2669b6 NP |
958 | |
959 | #endif | |
960 | ||
961 | .align 5 | |
962 | ||
2d2669b6 | 963 | __kuser_get_tls: @ 0xffff0fe0 |
f159f4ed | 964 | ldr r0, [pc, #(16 - 8)] @ read TLS, set in kuser_get_tls_init |
ba9b5d76 | 965 | usr_ret lr |
f159f4ed TL |
966 | mrc p15, 0, r0, c13, c0, 3 @ 0xffff0fe8 hardware TLS code |
967 | .rep 4 | |
968 | .word 0 @ 0xffff0ff0 software TLS value, then | |
969 | .endr @ pad up to __kuser_helper_version | |
2d2669b6 | 970 | |
2d2669b6 NP |
971 | __kuser_helper_version: @ 0xffff0ffc |
972 | .word ((__kuser_helper_end - __kuser_helper_start) >> 5) | |
973 | ||
974 | .globl __kuser_helper_end | |
975 | __kuser_helper_end: | |
976 | ||
b86040a5 | 977 | THUMB( .thumb ) |
2d2669b6 | 978 | |
1da177e4 LT |
979 | /* |
980 | * Vector stubs. | |
981 | * | |
7933523d RK |
982 | * This code is copied to 0xffff0200 so we can use branches in the |
983 | * vectors, rather than ldr's. Note that this code must not | |
984 | * exceed 0x300 bytes. | |
1da177e4 LT |
985 | * |
986 | * Common stub entry macro: | |
987 | * Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
ccea7a19 RK |
988 | * |
989 | * SP points to a minimal amount of processor-private memory, the address | |
990 | * of which is copied into r0 for the mode specific abort handler. | |
1da177e4 | 991 | */ |
b7ec4795 | 992 | .macro vector_stub, name, mode, correction=0 |
1da177e4 LT |
993 | .align 5 |
994 | ||
995 | vector_\name: | |
1da177e4 LT |
996 | .if \correction |
997 | sub lr, lr, #\correction | |
998 | .endif | |
ccea7a19 RK |
999 | |
1000 | @ | |
1001 | @ Save r0, lr_<exception> (parent PC) and spsr_<exception> | |
1002 | @ (parent CPSR) | |
1003 | @ | |
1004 | stmia sp, {r0, lr} @ save r0, lr | |
1da177e4 | 1005 | mrs lr, spsr |
ccea7a19 RK |
1006 | str lr, [sp, #8] @ save spsr |
1007 | ||
1da177e4 | 1008 | @ |
ccea7a19 | 1009 | @ Prepare for SVC32 mode. IRQs remain disabled. |
1da177e4 | 1010 | @ |
ccea7a19 | 1011 | mrs r0, cpsr |
b86040a5 | 1012 | eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE) |
ccea7a19 | 1013 | msr spsr_cxsf, r0 |
1da177e4 | 1014 | |
ccea7a19 RK |
1015 | @ |
1016 | @ the branch table must immediately follow this code | |
1017 | @ | |
ccea7a19 | 1018 | and lr, lr, #0x0f |
b86040a5 CM |
1019 | THUMB( adr r0, 1f ) |
1020 | THUMB( ldr lr, [r0, lr, lsl #2] ) | |
b7ec4795 | 1021 | mov r0, sp |
b86040a5 | 1022 | ARM( ldr lr, [pc, lr, lsl #2] ) |
ccea7a19 | 1023 | movs pc, lr @ branch to handler in SVC mode |
93ed3970 | 1024 | ENDPROC(vector_\name) |
88987ef9 CM |
1025 | |
1026 | .align 2 | |
1027 | @ handler addresses follow this label | |
1028 | 1: | |
1da177e4 LT |
1029 | .endm |
1030 | ||
7933523d | 1031 | .globl __stubs_start |
1da177e4 LT |
1032 | __stubs_start: |
1033 | /* | |
1034 | * Interrupt dispatcher | |
1035 | */ | |
b7ec4795 | 1036 | vector_stub irq, IRQ_MODE, 4 |
1da177e4 LT |
1037 | |
1038 | .long __irq_usr @ 0 (USR_26 / USR_32) | |
1039 | .long __irq_invalid @ 1 (FIQ_26 / FIQ_32) | |
1040 | .long __irq_invalid @ 2 (IRQ_26 / IRQ_32) | |
1041 | .long __irq_svc @ 3 (SVC_26 / SVC_32) | |
1042 | .long __irq_invalid @ 4 | |
1043 | .long __irq_invalid @ 5 | |
1044 | .long __irq_invalid @ 6 | |
1045 | .long __irq_invalid @ 7 | |
1046 | .long __irq_invalid @ 8 | |
1047 | .long __irq_invalid @ 9 | |
1048 | .long __irq_invalid @ a | |
1049 | .long __irq_invalid @ b | |
1050 | .long __irq_invalid @ c | |
1051 | .long __irq_invalid @ d | |
1052 | .long __irq_invalid @ e | |
1053 | .long __irq_invalid @ f | |
1054 | ||
1055 | /* | |
1056 | * Data abort dispatcher | |
1057 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1058 | */ | |
b7ec4795 | 1059 | vector_stub dabt, ABT_MODE, 8 |
1da177e4 LT |
1060 | |
1061 | .long __dabt_usr @ 0 (USR_26 / USR_32) | |
1062 | .long __dabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1063 | .long __dabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1064 | .long __dabt_svc @ 3 (SVC_26 / SVC_32) | |
1065 | .long __dabt_invalid @ 4 | |
1066 | .long __dabt_invalid @ 5 | |
1067 | .long __dabt_invalid @ 6 | |
1068 | .long __dabt_invalid @ 7 | |
1069 | .long __dabt_invalid @ 8 | |
1070 | .long __dabt_invalid @ 9 | |
1071 | .long __dabt_invalid @ a | |
1072 | .long __dabt_invalid @ b | |
1073 | .long __dabt_invalid @ c | |
1074 | .long __dabt_invalid @ d | |
1075 | .long __dabt_invalid @ e | |
1076 | .long __dabt_invalid @ f | |
1077 | ||
1078 | /* | |
1079 | * Prefetch abort dispatcher | |
1080 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1081 | */ | |
b7ec4795 | 1082 | vector_stub pabt, ABT_MODE, 4 |
1da177e4 LT |
1083 | |
1084 | .long __pabt_usr @ 0 (USR_26 / USR_32) | |
1085 | .long __pabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1086 | .long __pabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1087 | .long __pabt_svc @ 3 (SVC_26 / SVC_32) | |
1088 | .long __pabt_invalid @ 4 | |
1089 | .long __pabt_invalid @ 5 | |
1090 | .long __pabt_invalid @ 6 | |
1091 | .long __pabt_invalid @ 7 | |
1092 | .long __pabt_invalid @ 8 | |
1093 | .long __pabt_invalid @ 9 | |
1094 | .long __pabt_invalid @ a | |
1095 | .long __pabt_invalid @ b | |
1096 | .long __pabt_invalid @ c | |
1097 | .long __pabt_invalid @ d | |
1098 | .long __pabt_invalid @ e | |
1099 | .long __pabt_invalid @ f | |
1100 | ||
1101 | /* | |
1102 | * Undef instr entry dispatcher | |
1103 | * Enter in UND mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
1104 | */ | |
b7ec4795 | 1105 | vector_stub und, UND_MODE |
1da177e4 LT |
1106 | |
1107 | .long __und_usr @ 0 (USR_26 / USR_32) | |
1108 | .long __und_invalid @ 1 (FIQ_26 / FIQ_32) | |
1109 | .long __und_invalid @ 2 (IRQ_26 / IRQ_32) | |
1110 | .long __und_svc @ 3 (SVC_26 / SVC_32) | |
1111 | .long __und_invalid @ 4 | |
1112 | .long __und_invalid @ 5 | |
1113 | .long __und_invalid @ 6 | |
1114 | .long __und_invalid @ 7 | |
1115 | .long __und_invalid @ 8 | |
1116 | .long __und_invalid @ 9 | |
1117 | .long __und_invalid @ a | |
1118 | .long __und_invalid @ b | |
1119 | .long __und_invalid @ c | |
1120 | .long __und_invalid @ d | |
1121 | .long __und_invalid @ e | |
1122 | .long __und_invalid @ f | |
1123 | ||
1124 | .align 5 | |
1125 | ||
1126 | /*============================================================================= | |
1127 | * Undefined FIQs | |
1128 | *----------------------------------------------------------------------------- | |
1129 | * Enter in FIQ mode, spsr = ANY CPSR, lr = ANY PC | |
1130 | * MUST PRESERVE SVC SPSR, but need to switch to SVC mode to show our msg. | |
1131 | * Basically to switch modes, we *HAVE* to clobber one register... brain | |
1132 | * damage alert! I don't think that we can execute any code in here in any | |
1133 | * other mode than FIQ... Ok you can switch to another mode, but you can't | |
1134 | * get out of that mode without clobbering one register. | |
1135 | */ | |
1136 | vector_fiq: | |
1da177e4 LT |
1137 | subs pc, lr, #4 |
1138 | ||
1139 | /*============================================================================= | |
1140 | * Address exception handler | |
1141 | *----------------------------------------------------------------------------- | |
1142 | * These aren't too critical. | |
1143 | * (they're not supposed to happen, and won't happen in 32-bit data mode). | |
1144 | */ | |
1145 | ||
1146 | vector_addrexcptn: | |
1147 | b vector_addrexcptn | |
1148 | ||
1149 | /* | |
1150 | * We group all the following data together to optimise | |
1151 | * for CPUs with separate I & D caches. | |
1152 | */ | |
1153 | .align 5 | |
1154 | ||
1155 | .LCvswi: | |
1156 | .word vector_swi | |
1157 | ||
7933523d | 1158 | .globl __stubs_end |
1da177e4 LT |
1159 | __stubs_end: |
1160 | ||
7933523d | 1161 | .equ stubs_offset, __vectors_start + 0x200 - __stubs_start |
1da177e4 | 1162 | |
7933523d RK |
1163 | .globl __vectors_start |
1164 | __vectors_start: | |
b86040a5 CM |
1165 | ARM( swi SYS_ERROR0 ) |
1166 | THUMB( svc #0 ) | |
1167 | THUMB( nop ) | |
1168 | W(b) vector_und + stubs_offset | |
1169 | W(ldr) pc, .LCvswi + stubs_offset | |
1170 | W(b) vector_pabt + stubs_offset | |
1171 | W(b) vector_dabt + stubs_offset | |
1172 | W(b) vector_addrexcptn + stubs_offset | |
1173 | W(b) vector_irq + stubs_offset | |
1174 | W(b) vector_fiq + stubs_offset | |
7933523d RK |
1175 | |
1176 | .globl __vectors_end | |
1177 | __vectors_end: | |
1da177e4 LT |
1178 | |
1179 | .data | |
1180 | ||
1da177e4 LT |
1181 | .globl cr_alignment |
1182 | .globl cr_no_alignment | |
1183 | cr_alignment: | |
1184 | .space 4 | |
1185 | cr_no_alignment: | |
1186 | .space 4 | |
52108641 | 1187 | |
1188 | #ifdef CONFIG_MULTI_IRQ_HANDLER | |
1189 | .globl handle_arch_irq | |
1190 | handle_arch_irq: | |
1191 | .space 4 | |
1192 | #endif |