]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/kernel/process.c | |
3 | * | |
4 | * Copyright (C) 1996-2000 Russell King - Converted to ARM. | |
5 | * Original Copyright (C) 1995 Linus Torvalds | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License version 2 as | |
9 | * published by the Free Software Foundation. | |
10 | */ | |
11 | #include <stdarg.h> | |
12 | ||
ecea4ab6 | 13 | #include <linux/export.h> |
1da177e4 | 14 | #include <linux/sched.h> |
b17b0153 | 15 | #include <linux/sched/debug.h> |
29930025 | 16 | #include <linux/sched/task.h> |
1da177e4 LT |
17 | #include <linux/kernel.h> |
18 | #include <linux/mm.h> | |
19 | #include <linux/stddef.h> | |
20 | #include <linux/unistd.h> | |
1da177e4 | 21 | #include <linux/user.h> |
1da177e4 LT |
22 | #include <linux/interrupt.h> |
23 | #include <linux/kallsyms.h> | |
24 | #include <linux/init.h> | |
84dff1a7 | 25 | #include <linux/elfcore.h> |
74617fb6 | 26 | #include <linux/pm.h> |
9e4559dd | 27 | #include <linux/tick.h> |
154c772e | 28 | #include <linux/utsname.h> |
33fa9b13 | 29 | #include <linux/uaccess.h> |
990cb8ac | 30 | #include <linux/random.h> |
864232fa | 31 | #include <linux/hw_breakpoint.h> |
fa8bbb13 | 32 | #include <linux/leds.h> |
1da177e4 | 33 | |
1da177e4 | 34 | #include <asm/processor.h> |
d6551e88 | 35 | #include <asm/thread_notify.h> |
2d7c11bf | 36 | #include <asm/stacktrace.h> |
779dd959 | 37 | #include <asm/system_misc.h> |
2ea83398 | 38 | #include <asm/mach/time.h> |
a4780ade | 39 | #include <asm/tls.h> |
045ab94e | 40 | #include <asm/vdso.h> |
1da177e4 | 41 | |
c743f380 NP |
42 | #ifdef CONFIG_CC_STACKPROTECTOR |
43 | #include <linux/stackprotector.h> | |
44 | unsigned long __stack_chk_guard __read_mostly; | |
45 | EXPORT_SYMBOL(__stack_chk_guard); | |
46 | #endif | |
47 | ||
e2e55fde | 48 | static const char *processor_modes[] __maybe_unused = { |
ae0a846e RK |
49 | "USER_26", "FIQ_26" , "IRQ_26" , "SVC_26" , "UK4_26" , "UK5_26" , "UK6_26" , "UK7_26" , |
50 | "UK8_26" , "UK9_26" , "UK10_26", "UK11_26", "UK12_26", "UK13_26", "UK14_26", "UK15_26", | |
f3a04202 SB |
51 | "USER_32", "FIQ_32" , "IRQ_32" , "SVC_32" , "UK4_32" , "UK5_32" , "MON_32" , "ABT_32" , |
52 | "UK8_32" , "UK9_32" , "HYP_32", "UND_32" , "UK12_32", "UK13_32", "UK14_32", "SYS_32" | |
ae0a846e RK |
53 | }; |
54 | ||
e2e55fde | 55 | static const char *isa_modes[] __maybe_unused = { |
909d6c6c GD |
56 | "ARM" , "Thumb" , "Jazelle", "ThumbEE" |
57 | }; | |
58 | ||
1da177e4 | 59 | /* |
4fa20439 | 60 | * This is our default idle handler. |
1da177e4 | 61 | */ |
4fa20439 NP |
62 | |
63 | void (*arm_pm_idle)(void); | |
64 | ||
ad68cc7a NP |
65 | /* |
66 | * Called from the core idle loop. | |
67 | */ | |
68 | ||
69 | void arch_cpu_idle(void) | |
1da177e4 | 70 | { |
4fa20439 NP |
71 | if (arm_pm_idle) |
72 | arm_pm_idle(); | |
73 | else | |
ae940913 | 74 | cpu_do_idle(); |
9ccdac36 | 75 | local_irq_enable(); |
1da177e4 LT |
76 | } |
77 | ||
f7b861b7 | 78 | void arch_cpu_idle_prepare(void) |
1da177e4 LT |
79 | { |
80 | local_fiq_enable(); | |
f7b861b7 | 81 | } |
1da177e4 | 82 | |
f7b861b7 TG |
83 | void arch_cpu_idle_enter(void) |
84 | { | |
85 | ledtrig_cpu(CPU_LED_IDLE_START); | |
86 | #ifdef CONFIG_PL310_ERRATA_769419 | |
87 | wmb(); | |
a054a811 | 88 | #endif |
f7b861b7 | 89 | } |
a054a811 | 90 | |
f7b861b7 TG |
91 | void arch_cpu_idle_exit(void) |
92 | { | |
93 | ledtrig_cpu(CPU_LED_IDLE_END); | |
94 | } | |
95 | ||
652a12ef | 96 | void __show_regs(struct pt_regs *regs) |
1da177e4 | 97 | { |
154c772e RK |
98 | unsigned long flags; |
99 | char buf[64]; | |
77f1b959 | 100 | #ifndef CONFIG_CPU_V7M |
e6978e4b | 101 | unsigned int domain, fs; |
77f1b959 RK |
102 | #ifdef CONFIG_CPU_SW_DOMAIN_PAN |
103 | /* | |
104 | * Get the domain register for the parent context. In user | |
105 | * mode, we don't save the DACR, so lets use what it should | |
106 | * be. For other modes, we place it after the pt_regs struct. | |
107 | */ | |
e6978e4b | 108 | if (user_mode(regs)) { |
77f1b959 | 109 | domain = DACR_UACCESS_ENABLE; |
e6978e4b RK |
110 | fs = get_fs(); |
111 | } else { | |
5fa9da50 | 112 | domain = to_svc_pt_regs(regs)->dacr; |
e6978e4b RK |
113 | fs = to_svc_pt_regs(regs)->addr_limit; |
114 | } | |
77f1b959 RK |
115 | #else |
116 | domain = get_domain(); | |
e6978e4b | 117 | fs = get_fs(); |
77f1b959 RK |
118 | #endif |
119 | #endif | |
1da177e4 | 120 | |
a43cb95d TH |
121 | show_regs_print_info(KERN_DEFAULT); |
122 | ||
1da177e4 LT |
123 | print_symbol("PC is at %s\n", instruction_pointer(regs)); |
124 | print_symbol("LR is at %s\n", regs->ARM_lr); | |
154c772e | 125 | printk("pc : [<%08lx>] lr : [<%08lx>] psr: %08lx\n" |
1da177e4 | 126 | "sp : %08lx ip : %08lx fp : %08lx\n", |
154c772e RK |
127 | regs->ARM_pc, regs->ARM_lr, regs->ARM_cpsr, |
128 | regs->ARM_sp, regs->ARM_ip, regs->ARM_fp); | |
1da177e4 LT |
129 | printk("r10: %08lx r9 : %08lx r8 : %08lx\n", |
130 | regs->ARM_r10, regs->ARM_r9, | |
131 | regs->ARM_r8); | |
132 | printk("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n", | |
133 | regs->ARM_r7, regs->ARM_r6, | |
134 | regs->ARM_r5, regs->ARM_r4); | |
135 | printk("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n", | |
136 | regs->ARM_r3, regs->ARM_r2, | |
137 | regs->ARM_r1, regs->ARM_r0); | |
154c772e RK |
138 | |
139 | flags = regs->ARM_cpsr; | |
140 | buf[0] = flags & PSR_N_BIT ? 'N' : 'n'; | |
141 | buf[1] = flags & PSR_Z_BIT ? 'Z' : 'z'; | |
142 | buf[2] = flags & PSR_C_BIT ? 'C' : 'c'; | |
143 | buf[3] = flags & PSR_V_BIT ? 'V' : 'v'; | |
144 | buf[4] = '\0'; | |
145 | ||
e2e55fde | 146 | #ifndef CONFIG_CPU_V7M |
a5e090ac | 147 | { |
a5e090ac RK |
148 | const char *segment; |
149 | ||
a5e090ac RK |
150 | if ((domain & domain_mask(DOMAIN_USER)) == |
151 | domain_val(DOMAIN_USER, DOMAIN_NOACCESS)) | |
152 | segment = "none"; | |
e6978e4b | 153 | else if (fs == get_ds()) |
a5e090ac RK |
154 | segment = "kernel"; |
155 | else | |
156 | segment = "user"; | |
157 | ||
158 | printk("Flags: %s IRQs o%s FIQs o%s Mode %s ISA %s Segment %s\n", | |
159 | buf, interrupts_enabled(regs) ? "n" : "ff", | |
160 | fast_interrupts_enabled(regs) ? "n" : "ff", | |
161 | processor_modes[processor_mode(regs)], | |
162 | isa_modes[isa_mode(regs)], segment); | |
163 | } | |
e2e55fde UKK |
164 | #else |
165 | printk("xPSR: %08lx\n", regs->ARM_cpsr); | |
166 | #endif | |
167 | ||
154c772e | 168 | #ifdef CONFIG_CPU_CP15 |
1da177e4 | 169 | { |
f12d0d7c | 170 | unsigned int ctrl; |
154c772e RK |
171 | |
172 | buf[0] = '\0'; | |
f12d0d7c | 173 | #ifdef CONFIG_CPU_CP15_MMU |
154c772e | 174 | { |
77f1b959 | 175 | unsigned int transbase; |
154c772e | 176 | asm("mrc p15, 0, %0, c2, c0\n\t" |
1eef5d2f | 177 | : "=r" (transbase)); |
154c772e | 178 | snprintf(buf, sizeof(buf), " Table: %08x DAC: %08x", |
77f1b959 | 179 | transbase, domain); |
154c772e | 180 | } |
f12d0d7c | 181 | #endif |
154c772e RK |
182 | asm("mrc p15, 0, %0, c1, c0\n" : "=r" (ctrl)); |
183 | ||
184 | printk("Control: %08x%s\n", ctrl, buf); | |
185 | } | |
f12d0d7c | 186 | #endif |
1da177e4 LT |
187 | } |
188 | ||
652a12ef RK |
189 | void show_regs(struct pt_regs * regs) |
190 | { | |
652a12ef | 191 | __show_regs(regs); |
b380ab4f | 192 | dump_stack(); |
652a12ef RK |
193 | } |
194 | ||
797245f5 RK |
195 | ATOMIC_NOTIFIER_HEAD(thread_notify_head); |
196 | ||
197 | EXPORT_SYMBOL_GPL(thread_notify_head); | |
198 | ||
1da177e4 LT |
199 | /* |
200 | * Free current thread data structures etc.. | |
201 | */ | |
e6464694 | 202 | void exit_thread(struct task_struct *tsk) |
1da177e4 | 203 | { |
e6464694 | 204 | thread_notify(THREAD_NOTIFY_EXIT, task_thread_info(tsk)); |
1da177e4 LT |
205 | } |
206 | ||
1da177e4 LT |
207 | void flush_thread(void) |
208 | { | |
209 | struct thread_info *thread = current_thread_info(); | |
210 | struct task_struct *tsk = current; | |
211 | ||
864232fa WD |
212 | flush_ptrace_hw_breakpoint(tsk); |
213 | ||
1da177e4 LT |
214 | memset(thread->used_cp, 0, sizeof(thread->used_cp)); |
215 | memset(&tsk->thread.debug, 0, sizeof(struct debug_info)); | |
d6551e88 RK |
216 | memset(&thread->fpstate, 0, sizeof(union fp_state)); |
217 | ||
fbfb872f NL |
218 | flush_tls(); |
219 | ||
d6551e88 | 220 | thread_notify(THREAD_NOTIFY_FLUSH, thread); |
1da177e4 LT |
221 | } |
222 | ||
223 | void release_thread(struct task_struct *dead_task) | |
224 | { | |
1da177e4 LT |
225 | } |
226 | ||
227 | asmlinkage void ret_from_fork(void) __asm__("ret_from_fork"); | |
228 | ||
229 | int | |
6f2c55b8 | 230 | copy_thread(unsigned long clone_flags, unsigned long stack_start, |
afa86fc4 | 231 | unsigned long stk_sz, struct task_struct *p) |
1da177e4 | 232 | { |
815d5ec8 AV |
233 | struct thread_info *thread = task_thread_info(p); |
234 | struct pt_regs *childregs = task_pt_regs(p); | |
1da177e4 | 235 | |
1da177e4 | 236 | memset(&thread->cpu_context, 0, sizeof(struct cpu_context_save)); |
9e14f828 | 237 | |
af4cb25d | 238 | #ifdef CONFIG_CPU_USE_DOMAINS |
1eef5d2f RK |
239 | /* |
240 | * Copy the initial value of the domain access control register | |
241 | * from the current thread: thread->addr_limit will have been | |
242 | * copied from the current thread via setup_thread_stack() in | |
243 | * kernel/fork.c | |
244 | */ | |
245 | thread->cpu_domain = get_domain(); | |
af4cb25d | 246 | #endif |
1eef5d2f | 247 | |
38a61b6b AV |
248 | if (likely(!(p->flags & PF_KTHREAD))) { |
249 | *childregs = *current_pt_regs(); | |
9e14f828 | 250 | childregs->ARM_r0 = 0; |
38a61b6b AV |
251 | if (stack_start) |
252 | childregs->ARM_sp = stack_start; | |
9e14f828 | 253 | } else { |
9fff2fa0 | 254 | memset(childregs, 0, sizeof(struct pt_regs)); |
9e14f828 AV |
255 | thread->cpu_context.r4 = stk_sz; |
256 | thread->cpu_context.r5 = stack_start; | |
9e14f828 AV |
257 | childregs->ARM_cpsr = SVC_MODE; |
258 | } | |
9fff2fa0 | 259 | thread->cpu_context.pc = (unsigned long)ret_from_fork; |
1da177e4 | 260 | thread->cpu_context.sp = (unsigned long)childregs; |
1da177e4 | 261 | |
864232fa WD |
262 | clear_ptrace_hw_breakpoint(p); |
263 | ||
1da177e4 | 264 | if (clone_flags & CLONE_SETTLS) |
a4780ade AH |
265 | thread->tp_value[0] = childregs->ARM_r3; |
266 | thread->tp_value[1] = get_tpuser(); | |
1da177e4 | 267 | |
2e82669a CM |
268 | thread_notify(THREAD_NOTIFY_COPY, thread); |
269 | ||
1da177e4 LT |
270 | return 0; |
271 | } | |
272 | ||
cde3f860 AB |
273 | /* |
274 | * Fill in the task's elfregs structure for a core dump. | |
275 | */ | |
276 | int dump_task_regs(struct task_struct *t, elf_gregset_t *elfregs) | |
277 | { | |
278 | elf_core_copy_regs(elfregs, task_pt_regs(t)); | |
279 | return 1; | |
280 | } | |
281 | ||
1da177e4 LT |
282 | /* |
283 | * fill in the fpe structure for a core dump... | |
284 | */ | |
285 | int dump_fpu (struct pt_regs *regs, struct user_fp *fp) | |
286 | { | |
287 | struct thread_info *thread = current_thread_info(); | |
288 | int used_math = thread->used_cp[1] | thread->used_cp[2]; | |
289 | ||
290 | if (used_math) | |
291 | memcpy(fp, &thread->fpstate.soft, sizeof (*fp)); | |
292 | ||
293 | return used_math != 0; | |
294 | } | |
295 | EXPORT_SYMBOL(dump_fpu); | |
296 | ||
1da177e4 LT |
297 | unsigned long get_wchan(struct task_struct *p) |
298 | { | |
2d7c11bf | 299 | struct stackframe frame; |
1b15ec7a | 300 | unsigned long stack_page; |
1da177e4 LT |
301 | int count = 0; |
302 | if (!p || p == current || p->state == TASK_RUNNING) | |
303 | return 0; | |
304 | ||
2d7c11bf CM |
305 | frame.fp = thread_saved_fp(p); |
306 | frame.sp = thread_saved_sp(p); | |
307 | frame.lr = 0; /* recovered from the stack */ | |
308 | frame.pc = thread_saved_pc(p); | |
1b15ec7a | 309 | stack_page = (unsigned long)task_stack_page(p); |
1da177e4 | 310 | do { |
1b15ec7a KK |
311 | if (frame.sp < stack_page || |
312 | frame.sp >= stack_page + THREAD_SIZE || | |
313 | unwind_frame(&frame) < 0) | |
1da177e4 | 314 | return 0; |
2d7c11bf CM |
315 | if (!in_sched_functions(frame.pc)) |
316 | return frame.pc; | |
1da177e4 LT |
317 | } while (count ++ < 16); |
318 | return 0; | |
319 | } | |
990cb8ac NP |
320 | |
321 | unsigned long arch_randomize_brk(struct mm_struct *mm) | |
322 | { | |
c984cbf2 | 323 | return randomize_page(mm->brk, 0x02000000); |
990cb8ac | 324 | } |
ec706dab | 325 | |
6cde6d42 | 326 | #ifdef CONFIG_MMU |
a5463cd3 | 327 | #ifdef CONFIG_KUSER_HELPERS |
ec706dab NP |
328 | /* |
329 | * The vectors page is always readable from user space for the | |
48be69a0 RK |
330 | * atomic helpers. Insert it into the gate_vma so that it is visible |
331 | * through ptrace and /proc/<pid>/mem. | |
ec706dab | 332 | */ |
f6604efe RK |
333 | static struct vm_area_struct gate_vma = { |
334 | .vm_start = 0xffff0000, | |
335 | .vm_end = 0xffff0000 + PAGE_SIZE, | |
336 | .vm_flags = VM_READ | VM_EXEC | VM_MAYREAD | VM_MAYEXEC, | |
f6604efe | 337 | }; |
ec706dab | 338 | |
f9d4861f | 339 | static int __init gate_vma_init(void) |
ec706dab | 340 | { |
f6604efe | 341 | gate_vma.vm_page_prot = PAGE_READONLY_EXEC; |
f9d4861f WD |
342 | return 0; |
343 | } | |
344 | arch_initcall(gate_vma_init); | |
345 | ||
346 | struct vm_area_struct *get_gate_vma(struct mm_struct *mm) | |
347 | { | |
348 | return &gate_vma; | |
349 | } | |
350 | ||
351 | int in_gate_area(struct mm_struct *mm, unsigned long addr) | |
352 | { | |
353 | return (addr >= gate_vma.vm_start) && (addr < gate_vma.vm_end); | |
354 | } | |
355 | ||
356 | int in_gate_area_no_mm(unsigned long addr) | |
357 | { | |
358 | return in_gate_area(NULL, addr); | |
ec706dab | 359 | } |
1d0bbf42 | 360 | #define is_gate_vma(vma) ((vma) == &gate_vma) |
a5463cd3 RK |
361 | #else |
362 | #define is_gate_vma(vma) 0 | |
363 | #endif | |
ec706dab NP |
364 | |
365 | const char *arch_vma_name(struct vm_area_struct *vma) | |
366 | { | |
02e0409a | 367 | return is_gate_vma(vma) ? "[vectors]" : NULL; |
48be69a0 RK |
368 | } |
369 | ||
389522b0 | 370 | /* If possible, provide a placement hint at a random offset from the |
ecf99a43 | 371 | * stack for the sigpage and vdso pages. |
389522b0 NL |
372 | */ |
373 | static unsigned long sigpage_addr(const struct mm_struct *mm, | |
374 | unsigned int npages) | |
375 | { | |
376 | unsigned long offset; | |
377 | unsigned long first; | |
378 | unsigned long last; | |
379 | unsigned long addr; | |
380 | unsigned int slots; | |
381 | ||
382 | first = PAGE_ALIGN(mm->start_stack); | |
383 | ||
384 | last = TASK_SIZE - (npages << PAGE_SHIFT); | |
385 | ||
386 | /* No room after stack? */ | |
387 | if (first > last) | |
388 | return 0; | |
389 | ||
390 | /* Just enough room? */ | |
391 | if (first == last) | |
392 | return first; | |
393 | ||
394 | slots = ((last - first) >> PAGE_SHIFT) + 1; | |
395 | ||
396 | offset = get_random_int() % slots; | |
397 | ||
398 | addr = first + (offset << PAGE_SHIFT); | |
399 | ||
400 | return addr; | |
48be69a0 RK |
401 | } |
402 | ||
e0d40756 | 403 | static struct page *signal_page; |
48be69a0 RK |
404 | extern struct page *get_signal_page(void); |
405 | ||
02e0409a NL |
406 | static const struct vm_special_mapping sigpage_mapping = { |
407 | .name = "[sigpage]", | |
408 | .pages = &signal_page, | |
409 | }; | |
410 | ||
48be69a0 RK |
411 | int arch_setup_additional_pages(struct linux_binprm *bprm, int uses_interp) |
412 | { | |
413 | struct mm_struct *mm = current->mm; | |
02e0409a | 414 | struct vm_area_struct *vma; |
ecf99a43 | 415 | unsigned long npages; |
48be69a0 | 416 | unsigned long addr; |
389522b0 | 417 | unsigned long hint; |
02e0409a | 418 | int ret = 0; |
48be69a0 | 419 | |
e0d40756 RK |
420 | if (!signal_page) |
421 | signal_page = get_signal_page(); | |
422 | if (!signal_page) | |
48be69a0 RK |
423 | return -ENOMEM; |
424 | ||
ecf99a43 NL |
425 | npages = 1; /* for sigpage */ |
426 | npages += vdso_total_pages; | |
427 | ||
69048176 MH |
428 | if (down_write_killable(&mm->mmap_sem)) |
429 | return -EINTR; | |
ecf99a43 NL |
430 | hint = sigpage_addr(mm, npages); |
431 | addr = get_unmapped_area(NULL, hint, npages << PAGE_SHIFT, 0, 0); | |
48be69a0 RK |
432 | if (IS_ERR_VALUE(addr)) { |
433 | ret = addr; | |
434 | goto up_fail; | |
435 | } | |
436 | ||
02e0409a | 437 | vma = _install_special_mapping(mm, addr, PAGE_SIZE, |
48be69a0 | 438 | VM_READ | VM_EXEC | VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC, |
02e0409a NL |
439 | &sigpage_mapping); |
440 | ||
441 | if (IS_ERR(vma)) { | |
442 | ret = PTR_ERR(vma); | |
443 | goto up_fail; | |
444 | } | |
48be69a0 | 445 | |
02e0409a | 446 | mm->context.sigpage = addr; |
48be69a0 | 447 | |
ecf99a43 NL |
448 | /* Unlike the sigpage, failure to install the vdso is unlikely |
449 | * to be fatal to the process, so no error check needed | |
450 | * here. | |
451 | */ | |
452 | arm_install_vdso(mm, addr + PAGE_SIZE); | |
453 | ||
48be69a0 RK |
454 | up_fail: |
455 | up_write(&mm->mmap_sem); | |
456 | return ret; | |
ec706dab | 457 | } |
6cde6d42 | 458 | #endif |