]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/arm/mach-at91/board-neocore926.c
mtd: ATMEL, AVR32: inline nand partition table access
[mirror_ubuntu-bionic-kernel.git] / arch / arm / mach-at91 / board-neocore926.c
CommitLineData
ffc63b7d
AV
1/*
2 * linux/arch/arm/mach-at91/board-neocore926.c
3 *
4 * Copyright (C) 2005 SAN People
5 * Copyright (C) 2007 Atmel Corporation
6 * Copyright (C) 2008 ADENEO.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 */
22
23#include <linux/types.h>
24#include <linux/init.h>
25#include <linux/mm.h>
26#include <linux/module.h>
27#include <linux/platform_device.h>
28#include <linux/spi/spi.h>
29#include <linux/spi/ads7846.h>
30#include <linux/fb.h>
31#include <linux/gpio_keys.h>
32#include <linux/input.h>
33
34#include <video/atmel_lcdc.h>
35
36#include <asm/setup.h>
37#include <asm/mach-types.h>
38#include <asm/irq.h>
39#include <asm/sizes.h>
40
41#include <asm/mach/arch.h>
42#include <asm/mach/map.h>
43#include <asm/mach/irq.h>
44
45#include <mach/hardware.h>
46#include <mach/board.h>
47#include <mach/gpio.h>
48#include <mach/at91sam9_smc.h>
49
50#include "sam9_smc.h"
51#include "generic.h"
52
53
1b021a3b 54static void __init neocore926_init_early(void)
ffc63b7d
AV
55{
56 /* Initialize processor: 20 MHz crystal */
21d08b9d 57 at91_initialize(20000000);
ffc63b7d 58
4f37940d 59 /* DBGU on ttyS0. (Rx & Tx only) */
ffc63b7d
AV
60 at91_register_uart(0, 0, 0);
61
62 /* USART0 on ttyS1. (Rx, Tx, RTS, CTS) */
63 at91_register_uart(AT91SAM9263_ID_US0, 1, ATMEL_UART_CTS | ATMEL_UART_RTS);
64
65 /* set serial console to ttyS0 (ie, DBGU) */
66 at91_set_serial_console(0);
67}
68
ffc63b7d
AV
69/*
70 * USB Host port
71 */
72static struct at91_usbh_data __initdata neocore926_usbh_data = {
73 .ports = 2,
74 .vbus_pin = { AT91_PIN_PA24, AT91_PIN_PA21 },
75};
76
77/*
78 * USB Device port
79 */
80static struct at91_udc_data __initdata neocore926_udc_data = {
81 .vbus_pin = AT91_PIN_PA25,
82 .pullup_pin = 0, /* pull-up driven by UDC */
83};
84
85
86/*
87 * ADS7846 Touchscreen
88 */
89#if defined(CONFIG_TOUCHSCREEN_ADS7846) || defined(CONFIG_TOUCHSCREEN_ADS7846_MODULE)
90static int ads7843_pendown_state(void)
91{
92 return !at91_get_gpio_value(AT91_PIN_PA15); /* Touchscreen PENIRQ */
93}
94
95static struct ads7846_platform_data ads_info = {
96 .model = 7843,
97 .x_min = 150,
98 .x_max = 3830,
99 .y_min = 190,
100 .y_max = 3830,
101 .vref_delay_usecs = 100,
102 .x_plate_ohms = 450,
103 .y_plate_ohms = 250,
104 .pressure_max = 15000,
105 .debounce_max = 1,
106 .debounce_rep = 0,
107 .debounce_tol = (~0),
108 .get_pendown_state = ads7843_pendown_state,
109};
110
111static void __init neocore926_add_device_ts(void)
112{
113 at91_set_B_periph(AT91_PIN_PA15, 1); /* External IRQ1, with pullup */
114 at91_set_gpio_input(AT91_PIN_PC13, 1); /* Touchscreen BUSY signal */
115}
116#else
117static void __init neocore926_add_device_ts(void) {}
118#endif
119
120/*
121 * SPI devices.
122 */
123static struct spi_board_info neocore926_spi_devices[] = {
124#if defined(CONFIG_MTD_AT91_DATAFLASH_CARD)
125 { /* DataFlash card */
126 .modalias = "mtd_dataflash",
127 .chip_select = 0,
128 .max_speed_hz = 15 * 1000 * 1000,
129 .bus_num = 0,
130 },
131#endif
132#if defined(CONFIG_TOUCHSCREEN_ADS7846) || defined(CONFIG_TOUCHSCREEN_ADS7846_MODULE)
133 {
134 .modalias = "ads7846",
135 .chip_select = 1,
136 .max_speed_hz = 125000 * 16,
137 .bus_num = 0,
138 .platform_data = &ads_info,
139 .irq = AT91SAM9263_ID_IRQ1,
140 },
141#endif
142};
143
144
145/*
146 * MCI (SD/MMC)
147 */
148static struct at91_mmc_data __initdata neocore926_mmc_data = {
149 .wire4 = 1,
150 .det_pin = AT91_PIN_PE18,
151 .wp_pin = AT91_PIN_PE19,
152};
153
154
155/*
156 * MACB Ethernet device
157 */
158static struct at91_eth_data __initdata neocore926_macb_data = {
159 .phy_irq_pin = AT91_PIN_PE31,
160 .is_rmii = 1,
161};
162
163
164/*
165 * NAND flash
166 */
167static struct mtd_partition __initdata neocore926_nand_partition[] = {
168 {
169 .name = "Linux Kernel", /* "Partition 1", */
170 .offset = 0,
171 .size = SZ_8M,
172 },
173 {
174 .name = "Filesystem", /* "Partition 2", */
175 .offset = MTDPART_OFS_NXTBLK,
176 .size = SZ_32M,
177 },
178 {
179 .name = "Free", /* "Partition 3", */
180 .offset = MTDPART_OFS_NXTBLK,
181 .size = MTDPART_SIZ_FULL,
182 },
183};
184
ffc63b7d
AV
185static struct atmel_nand_data __initdata neocore926_nand_data = {
186 .ale = 21,
187 .cle = 22,
188 .rdy_pin = AT91_PIN_PB19,
189 .rdy_pin_active_low = 1,
190 .enable_pin = AT91_PIN_PD15,
1754aab9
DES
191 .parts = neocore926_nand_partition,
192 .num_parts = ARRAY_SIZE(neocore926_nand_partition),
ffc63b7d
AV
193};
194
195static struct sam9_smc_config __initdata neocore926_nand_smc_config = {
196 .ncs_read_setup = 0,
197 .nrd_setup = 1,
198 .ncs_write_setup = 0,
199 .nwe_setup = 1,
200
201 .ncs_read_pulse = 4,
202 .nrd_pulse = 4,
203 .ncs_write_pulse = 4,
204 .nwe_pulse = 4,
205
206 .read_cycle = 6,
207 .write_cycle = 6,
208
209 .mode = AT91_SMC_READMODE | AT91_SMC_WRITEMODE | AT91_SMC_EXNWMODE_DISABLE | AT91_SMC_DBW_8,
210 .tdf_cycles = 2,
211};
212
213static void __init neocore926_add_device_nand(void)
214{
215 /* configure chip-select 3 (NAND) */
216 sam9_smc_configure(3, &neocore926_nand_smc_config);
217
218 at91_add_device_nand(&neocore926_nand_data);
219}
220
221
222/*
223 * LCD Controller
224 */
225#if defined(CONFIG_FB_ATMEL) || defined(CONFIG_FB_ATMEL_MODULE)
226static struct fb_videomode at91_tft_vga_modes[] = {
227 {
228 .name = "TX09D50VM1CCA @ 60",
229 .refresh = 60,
230 .xres = 240, .yres = 320,
231 .pixclock = KHZ2PICOS(5000),
232
233 .left_margin = 1, .right_margin = 33,
234 .upper_margin = 1, .lower_margin = 0,
235 .hsync_len = 5, .vsync_len = 1,
236
237 .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
238 .vmode = FB_VMODE_NONINTERLACED,
239 },
240};
241
242static struct fb_monspecs at91fb_default_monspecs = {
243 .manufacturer = "HIT",
244 .monitor = "TX09D70VM1CCA",
245
246 .modedb = at91_tft_vga_modes,
247 .modedb_len = ARRAY_SIZE(at91_tft_vga_modes),
248 .hfmin = 15000,
249 .hfmax = 64000,
250 .vfmin = 50,
251 .vfmax = 150,
252};
253
254#define AT91SAM9263_DEFAULT_LCDCON2 (ATMEL_LCDC_MEMOR_LITTLE \
255 | ATMEL_LCDC_DISTYPE_TFT \
256 | ATMEL_LCDC_CLKMOD_ALWAYSACTIVE)
257
258static void at91_lcdc_power_control(int on)
259{
260 at91_set_gpio_value(AT91_PIN_PA30, on);
261}
262
263/* Driver datas */
264static struct atmel_lcdfb_info __initdata neocore926_lcdc_data = {
265 .lcdcon_is_backlight = true,
266 .default_bpp = 16,
267 .default_dmacon = ATMEL_LCDC_DMAEN,
268 .default_lcdcon2 = AT91SAM9263_DEFAULT_LCDCON2,
269 .default_monspecs = &at91fb_default_monspecs,
270 .atmel_lcdfb_power_control = at91_lcdc_power_control,
271 .guard_time = 1,
272 .lcd_wiring_mode = ATMEL_LCDC_WIRING_RGB555,
273};
274
275#else
276static struct atmel_lcdfb_info __initdata neocore926_lcdc_data;
277#endif
278
279
280/*
281 * GPIO Buttons
282 */
283#if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
284static struct gpio_keys_button neocore926_buttons[] = {
285 { /* BP1, "leftclic" */
286 .code = BTN_LEFT,
287 .gpio = AT91_PIN_PC5,
288 .active_low = 1,
289 .desc = "left_click",
290 .wakeup = 1,
291 },
292 { /* BP2, "rightclic" */
293 .code = BTN_RIGHT,
294 .gpio = AT91_PIN_PC4,
295 .active_low = 1,
296 .desc = "right_click",
297 .wakeup = 1,
298 },
299};
300
301static struct gpio_keys_platform_data neocore926_button_data = {
302 .buttons = neocore926_buttons,
303 .nbuttons = ARRAY_SIZE(neocore926_buttons),
304};
305
306static struct platform_device neocore926_button_device = {
307 .name = "gpio-keys",
308 .id = -1,
309 .num_resources = 0,
310 .dev = {
311 .platform_data = &neocore926_button_data,
312 }
313};
314
315static void __init neocore926_add_device_buttons(void)
316{
317 at91_set_GPIO_periph(AT91_PIN_PC5, 0); /* left button */
318 at91_set_deglitch(AT91_PIN_PC5, 1);
319 at91_set_GPIO_periph(AT91_PIN_PC4, 0); /* right button */
320 at91_set_deglitch(AT91_PIN_PC4, 1);
321
322 platform_device_register(&neocore926_button_device);
323}
324#else
325static void __init neocore926_add_device_buttons(void) {}
326#endif
327
328
329/*
330 * AC97
331 */
9173a8ef 332static struct ac97c_platform_data neocore926_ac97_data = {
ffc63b7d
AV
333 .reset_pin = AT91_PIN_PA13,
334};
335
336
337static void __init neocore926_board_init(void)
338{
339 /* Serial */
340 at91_add_device_serial();
341
342 /* USB Host */
343 at91_add_device_usbh(&neocore926_usbh_data);
344
345 /* USB Device */
346 at91_add_device_udc(&neocore926_udc_data);
347
348 /* SPI */
349 at91_set_gpio_output(AT91_PIN_PE20, 1); /* select spi0 clock */
350 at91_add_device_spi(neocore926_spi_devices, ARRAY_SIZE(neocore926_spi_devices));
351
352 /* Touchscreen */
353 neocore926_add_device_ts();
354
355 /* MMC */
356 at91_add_device_mmc(1, &neocore926_mmc_data);
357
358 /* Ethernet */
359 at91_add_device_eth(&neocore926_macb_data);
360
361 /* NAND */
362 neocore926_add_device_nand();
363
364 /* I2C */
365 at91_add_device_i2c(NULL, 0);
366
367 /* LCD Controller */
368 at91_add_device_lcdc(&neocore926_lcdc_data);
369
370 /* Push Buttons */
371 neocore926_add_device_buttons();
372
373 /* AC97 */
374 at91_add_device_ac97(&neocore926_ac97_data);
375}
376
377MACHINE_START(NEOCORE926, "ADENEO NEOCORE 926")
378 /* Maintainer: ADENEO */
ffc63b7d 379 .timer = &at91sam926x_timer,
21d08b9d 380 .map_io = at91_map_io,
1b021a3b 381 .init_early = neocore926_init_early,
92100c12 382 .init_irq = at91_init_irq_default,
ffc63b7d
AV
383 .init_machine = neocore926_board_init,
384MACHINE_END