]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - arch/arm/mach-davinci/board-sffsdr.c
Merge commit 'v2.6.31-rc8' into next
[mirror_ubuntu-jammy-kernel.git] / arch / arm / mach-davinci / board-sffsdr.c
CommitLineData
f5ce6a67
HV
1/*
2 * Lyrtech SFFSDR board support.
3 *
4 * Copyright (C) 2008 Philip Balister, OpenSDR <philip@opensdr.com>
5 * Copyright (C) 2008 Lyrtech <www.lyrtech.com>
6 *
7 * Based on DV-EVM platform, original copyright follows:
8 *
9 * Copyright (C) 2007 MontaVista Software, Inc.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 */
25
26#include <linux/kernel.h>
27#include <linux/module.h>
28#include <linux/init.h>
29#include <linux/dma-mapping.h>
30#include <linux/platform_device.h>
31#include <linux/gpio.h>
32
33#include <linux/i2c.h>
34#include <linux/i2c/at24.h>
35#include <linux/etherdevice.h>
36#include <linux/mtd/mtd.h>
37#include <linux/mtd/nand.h>
38#include <linux/mtd/partitions.h>
39#include <linux/mtd/physmap.h>
40#include <linux/io.h>
41
42#include <asm/setup.h>
43#include <asm/mach-types.h>
44
45#include <asm/mach/arch.h>
46#include <asm/mach/map.h>
47#include <asm/mach/flash.h>
48
49#include <mach/dm644x.h>
50#include <mach/common.h>
51#include <mach/i2c.h>
52#include <mach/serial.h>
53#include <mach/psc.h>
54#include <mach/mux.h>
55
ac7b75b5
KH
56#define SFFSDR_PHY_MASK (0x2)
57#define SFFSDR_MDIO_FREQUENCY (2200000) /* PHY bus frequency */
58
f5ce6a67
HV
59#define DAVINCI_ASYNC_EMIF_CONTROL_BASE 0x01e00000
60#define DAVINCI_ASYNC_EMIF_DATA_CE0_BASE 0x02000000
61
62struct mtd_partition davinci_sffsdr_nandflash_partition[] = {
63 /* U-Boot Environment: Block 0
64 * UBL: Block 1
65 * U-Boot: Blocks 6-7 (256 kb)
66 * Integrity Kernel: Blocks 8-31 (3 Mb)
67 * Integrity Data: Blocks 100-END
68 */
69 {
70 .name = "Linux Kernel",
71 .offset = 32 * SZ_128K,
72 .size = 16 * SZ_128K, /* 2 Mb */
73 .mask_flags = MTD_WRITEABLE, /* Force read-only */
74 },
75 {
76 .name = "Linux ROOT",
77 .offset = MTDPART_OFS_APPEND,
78 .size = 256 * SZ_128K, /* 32 Mb */
79 .mask_flags = 0, /* R/W */
80 },
81};
82
83static struct flash_platform_data davinci_sffsdr_nandflash_data = {
84 .parts = davinci_sffsdr_nandflash_partition,
85 .nr_parts = ARRAY_SIZE(davinci_sffsdr_nandflash_partition),
86};
87
88static struct resource davinci_sffsdr_nandflash_resource[] = {
89 {
90 .start = DAVINCI_ASYNC_EMIF_DATA_CE0_BASE,
91 .end = DAVINCI_ASYNC_EMIF_DATA_CE0_BASE + SZ_16M - 1,
92 .flags = IORESOURCE_MEM,
93 }, {
94 .start = DAVINCI_ASYNC_EMIF_CONTROL_BASE,
95 .end = DAVINCI_ASYNC_EMIF_CONTROL_BASE + SZ_4K - 1,
96 .flags = IORESOURCE_MEM,
97 },
98};
99
100static struct platform_device davinci_sffsdr_nandflash_device = {
101 .name = "davinci_nand", /* Name of driver */
102 .id = 0,
103 .dev = {
104 .platform_data = &davinci_sffsdr_nandflash_data,
105 },
106 .num_resources = ARRAY_SIZE(davinci_sffsdr_nandflash_resource),
107 .resource = davinci_sffsdr_nandflash_resource,
108};
109
ac7b75b5
KH
110static struct emac_platform_data sffsdr_emac_pdata = {
111 .phy_mask = SFFSDR_PHY_MASK,
112 .mdio_max_freq = SFFSDR_MDIO_FREQUENCY,
113};
f5ce6a67
HV
114
115static struct at24_platform_data eeprom_info = {
116 .byte_len = (64*1024) / 8,
117 .page_size = 32,
118 .flags = AT24_FLAG_ADDR16,
119};
120
121static struct i2c_board_info __initdata i2c_info[] = {
122 {
123 I2C_BOARD_INFO("24lc64", 0x50),
124 .platform_data = &eeprom_info,
125 },
126 /* Other I2C devices:
127 * MSP430, addr 0x23 (not used)
128 * PCA9543, addr 0x70 (setup done by U-Boot)
129 * ADS7828, addr 0x48 (ADC for voltage monitoring.)
130 */
131};
132
133static struct davinci_i2c_platform_data i2c_pdata = {
134 .bus_freq = 20 /* kHz */,
135 .bus_delay = 100 /* usec */,
136};
137
138static void __init sffsdr_init_i2c(void)
139{
140 davinci_init_i2c(&i2c_pdata);
141 i2c_register_board_info(1, i2c_info, ARRAY_SIZE(i2c_info));
142}
143
144static struct platform_device *davinci_sffsdr_devices[] __initdata = {
145 &davinci_sffsdr_nandflash_device,
146};
147
148static struct davinci_uart_config uart_config __initdata = {
149 .enabled_uarts = (1 << 0),
150};
151
152static void __init davinci_sffsdr_map_io(void)
153{
f5ce6a67
HV
154 dm644x_init();
155}
156
157static __init void davinci_sffsdr_init(void)
158{
972412b6
MG
159 struct davinci_soc_info *soc_info = &davinci_soc_info;
160
f5ce6a67
HV
161 platform_add_devices(davinci_sffsdr_devices,
162 ARRAY_SIZE(davinci_sffsdr_devices));
163 sffsdr_init_i2c();
164 davinci_serial_init(&uart_config);
972412b6
MG
165 soc_info->emac_pdata->phy_mask = SFFSDR_PHY_MASK;
166 soc_info->emac_pdata->mdio_max_freq = SFFSDR_MDIO_FREQUENCY;
f5ce6a67
HV
167 setup_usb(0, 0); /* We support only peripheral mode. */
168
169 /* mux VLYNQ pins */
170 davinci_cfg_reg(DM644X_VLYNQEN);
171 davinci_cfg_reg(DM644X_VLYNQWD);
172}
173
174static __init void davinci_sffsdr_irq_init(void)
175{
176 davinci_irq_init();
177}
178
179MACHINE_START(SFFSDR, "Lyrtech SFFSDR")
180 /* Maintainer: Hugo Villeneuve hugo.villeneuve@lyrtech.com */
181 .phys_io = IO_PHYS,
182 .io_pg_offst = (__IO_ADDRESS(IO_PHYS) >> 18) & 0xfffc,
183 .boot_params = (DAVINCI_DDR_BASE + 0x100),
184 .map_io = davinci_sffsdr_map_io,
185 .init_irq = davinci_sffsdr_irq_init,
186 .timer = &davinci_timer,
187 .init_machine = davinci_sffsdr_init,
188MACHINE_END